Interrupt Identification Register; Line Control Register - Analog Devices ADuCM356 Reference Manual

Table of Contents

Advertisement

Reference Manual
REGISTER DETAILS: UART

INTERRUPT IDENTIFICATION REGISTER

Address: 0x40005008, Reset: 0x0001, Name: COMIIR
Table 324. Bit Descriptions for COMIIR
Bits
Bit Name
Settings
[15:8]
Reserved
[7:6]
FEND
[5:4]
Reserved
[3:1]
STA
0
NIRQ

LINE CONTROL REGISTER

Address: 0x4000500C, Reset: 0x0000, Name: COMLCR
Table 325. Bit Descriptions for COMLCR
Bits
Bit Name
Settings
[15:7]
Reserved
6
BRK
5
SP
4
EPS
3
PEN
2
STOP
[1:0]
WLS
analog.com
Description
Reserved.
FIFO Enabled.
00 FIFO not enabled, 16450 UART mode.
11 FIFO enabled, 16550 UART mode.
Reserved.
Interrupt Status. When NIRQ is active low, this bit indicates an interrupt and the following decoding for this
bit is used.
000 Modem status interrupt. Read COMMSR to clear.
001 Transmit buffer empty interrupt. Write to COMTX or read COMIIR to clear.
010 Receive buffer full interrupt. Read COMRX to clear.
110 Receive FIFO timed out. Read COMRX to clear.
011 Receive line status interrupt. Read COMLSR to clear.
Interrupt flag.
Description
Reserved.
Set Break.
1 Force UART_SOUT pin to 0.
0 Normal UART_SOUT pin operation.
Stick Parity. Used to force parity to defined values. When set, the parity is based on the following bit
settings: When EPS = 1 and PEN = 1, the parity is forced to 0. When EPS = 0 and PEN = 1, the parity is
forced to 1. When EPS = X and PEN = 0, no parity is transmitted.
0 Parity is not forced based on EPS and PEN.
1 Parity forced based on EPS and PEN.
Parity Select. This bit only has meaning if parity is enabled (PEN set).
0 Odd parity is transmitted and checked.
1 Even parity is transmitted and checked.
Parity Enable. This bit is used to enable parity to be transmitted and checked. The value transmitted and
the value checked are based on the settings of EPS and SP.
0 Parity is not transmitted or checked.
1 Parity is transmitted and checked.
Stop Bit. Used to control the number of stop bits transmitted. In all cases, only the first stop bit is evaluated
when data is received.
0 Send one stop bit regardless of the word length in the WLS bit.
1 Send a number of stop bits based on the word length. Transmit 1.5 stop bits if the word length is 5 bits
(WLS = 00), or 2 stop bits if the word length is 6 (WLS = 01), 7 (WLS = 10), or 8 bits (WLS = 11).
Word Length Select. Selects the number of bits per transmission.
00 5 bits.
01 6 bits.
10 7 bits.
11 8 bits.
ADuCM356
Reset
Access
0x0
R
0x0
R
0x0
R
0x0
RC
0x1
RC
Reset
Access
0x0
R
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
0x0
R/W
Rev. A | 258 of 312

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADuCM356 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents