Register Summary: High-Speed Dac Circuits - Analog Devices ADuCM356 Reference Manual

Reference Manual

REGISTER SUMMARY: HIGH-SPEED DAC CIRCUITS

Table 128. High-Speed DAC Control Register Summary
Address Name
0x400C2010 HSDACCON
0x400C2048 HSDACDAT
0x400C2104 DACDCBUFCON
0x400C2260 DACGAIN
0x400C2264 DACOFFSETATTEN
0x400C2268 DACOFFSET
0x400C22B8 DACOFFSETATTENHP
0x400C22BC DACOFFSETHP
Table 129. Waveform Generator for High-Speed DAC Register Summary
Address Name
0x400C2014 WGCON
0x400C2030 WGFCW
0x400C2034 WGPHASE
0x400C2038 WGOFFSET
0x400C203C WGAMPLITUDE
analog.com
Description
High-speed DAC configuration
Direct write to DAC output control value
DAC DC buffer configuration
DAC gain
DAC offset with attenuator enabled (low-power mode)
DAC offset with attenuator disabled (low-power mode)
DAC offset with attenuator enabled (high-power mode)
DAC offset with attenuator disabled (high-power mode)
Description
Waveform generator configuration
Waveform generator for sinusoid frequency control word
Waveform generator for sinusoid phase offset
Waveform generator for sinusoid offset
Waveform generator for sinusoid amplitude
ADuCM356
Reset Access
0x0000001E R/W
0x00000800 R/W
0x00000000 R/W
0x00000800 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
Reset Access
0x00000030 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
Rev. A | 108 of 312