Agilent Technologies 8960 Series Reference Manual page 489

Hide thumbs Also See for 8960 Series:
Table of Contents

Advertisement

Host Processor Module
The Host Processor module is responsible for a variety of tasks within the overall test set architecture. These
tasks include:
• control of the manual user interface (MUI)
• executing commands and processing data received from the LAN interface
• executing commands and processing data received from the GPIB interface
• controlling hard disk access
• control of all RF and audio hardware modules
• routing measurement results received form the Digital Signal Processing and Protocol Processor modules to the
appropriate output device (display, GPIB, LAN, serial, etc.)
Voltmeter/Counter
Voltmeter The voltmeter is used to measure internal voltages for instrument self-diagnostics.
Frequency Counter The Frequency Counter is used to measure external frequencies from the front panel
Audio IN, High or Low BNC connectors, and to measure internal signals for diagnostics. The external input
can receive a signal between 20 Hz and 50 MHz, with a level from 25 mV to 8 V rms.
Audio Section
Audio Analysis Path Externally applied audio signals can be analyzed through the test set's DSP module
for such characteristics as AC level, SINAD, or distortion.
The audio signal to be analyzed is input to the test set using the front panel Audio IN High/Low connectors.
The signal is then routed to the Analog To Digital Converter module's measurement sampler for analysis by
the DSP module.
The Audio In connector accepts signals from 20 Hz to 15 KHz, at input levels from 10 mV to 20 V peak.
Audio 1 Path The Audio 1 path provides analog baseband signals used for frequency modulation of the test
set's RF sources. Up to four separate audio sources may be summed together in any combination to provide the
composite Audio 1 output. These include the external FM input, internal direct digital synthesis (DDS,)
regenerated SAT, and audio echo input.
The external FM input accepts an externally supplied audio signal with a peak voltage between 0.25 and 2 V
peak.
The internal DDS generates low distortion audio signals from DC to 20 KHz with 0.1 Hz resolution. One to
four signals may be generated and internally summed, with independent level control of each waveform.
The SAT regeneration circuit outputs a signal which is phase-locked to a received SAT signal. This is useful
for testing situations where the test set needs to emulate a mobile station.
The audio echo input is used for retransmitting the received audio after a selectable time delay, to check both
radio transmit and receive paths simultaneously.
For most applications, only one or two of these Audio 1 path sources are enabled at any given time.
S:\Hp8960\E1963A WCDMA\3.2 release\Reference Guide\Chapters\wcdma_gen_block_diagram.fm
Block Diagram
489

Advertisement

Table of Contents
loading

Table of Contents