Intel 82496 CACHE CONTROLLER User Manual page 313

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.123.
SMI#
SMI#
System Power Management Interrupt
Latches a power interrupt request.
Input to Pentium processor (pin P18)
Asynchronous
Internal Pull-up
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
5-188
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents