Apchk - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

HARDWARE INTERFACE
5.2.2.7.
APCHK#
APCHK#
Address Parity Check Status
Indicates a CPU address bus parity error during inquire or back invalidation
cycles.
Output from Pentium processor (pin W03)
Synchronous to ClK
Glitch Free
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signal.
5·44
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents