Pentium™ Processor Cpu-Cache Chip Set Input Pins - Intel 82496 CACHE CONTROLLER User Manual

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

PINOUTS
Table 1-17. Pentium™ Processor CPU-Cache Chip Set Input Pins
Pin Name
Component
Active Level
Synchronous
I
Asynchronous
A[15:0]
82491 Cache SRAM
-
Synchronous to ClK
A20M#
Pentium™ processor
low
Asynchronous
ADS#
82491 Cache SRAM
low
Synchronous to ClK
ADSC#
82496 Cache Controller
low
Synchronous to ClK
AHOLD
Pentium processor
High
Synchronous to ClK
BE#
82491 Cache SRAM
low
Synchronous to CLK
BGT# [ClDRV]
82496 Cache Controller
low[-]
Synchronous to ClK
BLAST#
82491 Cache SRAM
low
Synchronous to ClK
BLEC#
82491 Cache SRAM
low
Synchronous to ClK
BOFF#
Pentium processor,
low
Synchronous to ClK
82491 Cache SRAM
BRDY#
Pentium processor,
low
Synchronous to ClK
82496 Cache Controller,
82491 Cache SRAM
BRDYC#
Pentium processor,
Low
Synchronous to ClK
82491 Cache SRAM
BT[3:0]
82496 Cache Controller
-
Synchronous to ClK
BUS#
82491 Cache SRAM
low
Synchronous to ClK
BUSCHK#
Pentium processor
low
Synchronous to ClK
CACHE#
82496 Cache Controller
low
Synchronous to ClK
CLK
Pentium processor,
-
n/a
82496 Cache Controller,
82491 Cache SRAM
CNA#[CFGO]
82496 Cache Controller
low[-]
Synchronous to ClK
CRDY# [SLFTST#]
82496 Cache Controller,
low [Low]
Synchronous to ClK
82491 Cache SRAM
[C~]
D/C#
82496 Cache Controller
-
Synchronous to ClK
DRCTM#
82496 Cache Controller
Low
Synchronous to ClK (Note 1)
EADS#
Pentium processor
low
Synchronous to ClK
EWBE#
Pentium processor
low
Synchronous to ClK
I
1-43

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents