Intel 82496 CACHE CONTROLLER User Manual page 298

Volume 2: 82496 cache controller and 82491 cache sram data book
Table of Contents

Advertisement

i
ntel
®
HARDWARE INTERFACE
5.2.2.109.
NMI
NMI
Non-maskable Interrupt
Pentium processor non-maskable interrupt.
Input to Pentium processor (pin N19)
Asynchronous
Signal Description
Refer to the Pentium™ Processor Data Book for a detailed description of this signaL
I
5-173

Advertisement

Table of Contents
loading

This manual is also suitable for:

82491 cache sramPentium

Table of Contents