Motorola MPC860 PowerQUICC User Manual page 318

Table of Contents

Advertisement

Part III. Configuration
Table 12-3. Hard Reset Configuration Word Field Descriptions (Continued)
Bits Name
4Ð5
BPS
Boot port size. DeÞnes the port size of the boot device as shown in the following chart.
00 32-bit port size.
01 8-bit port size.
10 16-bit port size.
11 Reserved.
6
Ñ
Reserved for future use and should be allowed to ßoat.
7Ð8
ISB
Initial internal space base select. DeÞnes the initial value of the IMMR bits 0-15 and determines the
base address of the internal memory space.
00 0x00000000.
01 0x00F00000.
10 0xFF000000.
11 0xFFF00000.
9Ð10 DBGC Debug pin conÞguration. ConÞgures the operation of the following signals:
00 IP_B[0Ð1]/IWP[0Ð1]/VFLS[0Ð1] functions as IP_B[0Ð1]
IP_B3/IWP2/VF2 functions as IP_B3
IP_B4/LWP0/VF0 functions as IP_B4
IP_B5/LWP1/VF1 functions as P_B5
OP2/MODCK1/STS functions as OP2
ALE_B/DSCK/AT1 functions as ALE_B
IP_B2/AT2 functions as IP_B2
IP_B6/DSDI/AT0 functions as IP_B6
IP_B7/PTR/AT3 functions as IP_B7
OP3/MODCK2/DSDO functions as OP3
01 IP_B[0Ð1]/IWP[0Ð1]/VFLS[0Ð1] functions as WP[0Ð1]
IP_B3/IWP2/VF2 functions as IWP2
IP_B4/LWP0/VF0 functions as LWP0
IP_B5/LWP1/VF1 functions as LWP1
OP2/MODCK1/STS functions as STS
ALE_B/DSCK/AT1 functions as AT1
IP_B2/AT2 functions as AT2
IP_B6/DSDI/AT0 functions as AT0
IP_B7/PTR/AT3 functions as AT3
OP3/MODCK2/DSDO functions as OP3
10 Reserved
11 IP_B[0Ð1]/IWP[0Ð1]/VFLS[0Ð1] functions as VFLS[0Ð1]
IP_B3/IWP2/VF2 functions as VF2
IP_B4/LWP0/VF0 functions as VF0
IP_B5/LWP1/VF1 functions as VF1
OP2/MODCK1/STS functions as STS
ALE_B/DSCK/AT1 functions as AT1
IP_B2/AT2 functions as AT2
IP_B6/DSDI/AT0 functions as AT0
IP_B7/PTR/AT3 functions as AT3
OP3/MODCK2/DSDO functions as OP3
12-10
Description
MPC860 PowerQUICC UserÕs Manual
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents