Table of Contents
Advertisement
Part V. The Communications Processor Module
26.2 Asynchronous HDLC Frame Transmission
Processing
The SCC in asynchronous HDLC mode (asynchronous HDLC controller) works with
minimal core intervention. When the core enables the transmitter and sets TxBD[R] in the
Þrst BD of the table, the asynchronous HDLC controller fetches data from memory and
starts sending the frame. If the current TxBD[L] is set (last buffer of a frame), the CRC and
closing ßag are appended. If TxBD[CM] is zero, the transmitter updates frame status bits
in the BD and clears TxBD[R]. If TxBD[I] is set, the controller sets SCCE[TXB] so an
interrupt can be generated after each buffer, after a group of buffers, or after each frame is
sent.
If TxBD[CM] is set, the asynchronous HDLC transmitter updates frame status bits in the
BD after transmission but does not clear TxBD[R]. The transmitter then proceeds to the
next TxBD and if necessary waits until it is ready. As the transmitter sends data, it performs
the transparency encoding speciÞed by the protocol. See Section 26.4, ÒTransmitter
Transparency Encoding.Ó
BOF
Address
Control
Information
FCS (CRC)
EOF
8 bits
8 bits
8 bits
M * 8 bits
2 ¥ 8 bits
8 bits
Figure 26-1. Asynchronous HDLC Frame Structure
To rearrange buffers, such as for error handling or to expedite data ahead of previously
linked buffers, issue a
command before modifying the TxBD table or
STOP TRANSMIT
directly changing the current TxBD pointer TBPTR. When the asynchronous HDLC
controller receives a
command, it stops the transmission and sends the
STOP TRANSMIT
asynchronous HDLC abort sequence. It then sends idle characters until the
RESTART
command is given, at which point it resumes transmission with the next TxBD.
TRANSMIT
26.3 Asynchronous HDLC Frame Reception
Processing
The asynchronous HDLC receiver is designed to work with minimal core intervention. It
can decode transparency characters, check the CRC of the frame, and detect errors on the
line and in the controller. When the core enables the receiver and the receiver detects a data
byte of the incoming frame preceded by one or more opening ßags, the asynchronous
HDLC controller fetches the next BD. If RxBD[E] is set, the controller starts transferring
the incoming frame into the buffer. When the buffer is full, the controller clears RxBD[E].
If the incoming frame is larger than the buffer, the controller fetches the next BD, and if E
is set, continues transferring the rest of the frame into its buffer.
The receiver decodes the transparency character required by asynchronous HDLC protocol
as described in Section 26.5, ÒReceiver Transparency Decoding.Ó When the frame ends, the
controller checks the incoming CRC Þeld and writes it to the buffer. The controller then
26-2
MPC860 PowerQUICC UserÕs Manual
MOTOROLA
Advertisement
Table of Contents
