Figure 141 Hpms Smc_Fic Subsystem Configuration; Figure 142 Coresdr_Axi Configuration - Microchip Technology Microsemi SmartFusion2 User Manual

Fpga high speed ddr interfaces
Table of Contents

Advertisement

Soft Memory Controller Fabric Interface Controller
Figure 141 • HPMS SMC_FIC Subsystem Configuration
3.
Configure CoreSDR_AXI to match the external memory parameters.
Figure 142 • CoreSDR_AXI Configuration
4.
Navigate to the Memory Map tab giving the required data in the rest of the System Builder tabs.
Click Finish.
Microsemi Proprietary UG0446 User Guide Revision 7.0
226

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Microsemi SmartFusion2 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Microsemi igloo2

Table of Contents