Figure 105 Ddr Memory Initialization Settings - Microchip Technology Microsemi SmartFusion2 User Manual

Fpga high speed ddr interfaces
Table of Contents

Advertisement

Fabric DDR Subsystem
Figure 105 • DDR Memory initialization Settings
5.
Select the Memory Timing settings under the Memory Timing tab according to the DDR memory
vendor datasheet as shown in the following image. For more details refer to
DRAM Constraints" section on page
153.
Microsemi ProprietaryUG0446 User Guide Revision 7.0
"Configuring Dynamic
189

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Microsemi SmartFusion2 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Microsemi igloo2

Table of Contents