Operating Procedures; Single Mode (Master Mode, Transmission Mode); Figure 17-22: Single Mode (Master Mode, Transmission Mode) - NEC V850E/PH2 User Manual

17.6 Operating Procedures

17.6.1 Single mode (master mode, transmission mode)

Figure 17-22: Single Mode (Master Mode, Transmission Mode)

Transfer Data Length: 8 Bits (CCLn3 to CCLn0 bits = 1000B)
Chip Select Active Level: L-Level (CSLVn3 to CSLVn0 bits = 0000B)
CTXEn bit
SFDB3n
register write
SFEMPn flag
CSIBUF3n [0]
CSIBUF3n [1]
CSIBUF3n [2]
SCK3n pin
SO3n pin
SCS3n0 to
H (inactive)
SCS3n3 pins
CSOTn flag
INTC3n signal
SFP3 to
0H
SFP0 bits
<1> <5>
<2>
<3>
<4>
Note: During this period a reception from the slave is put on hold until at least one transmit data has
been loaded to the CSIBUFn register by writing the SFDB3n register (SFEMPn flag of SFA3n
register = 0) in order to start the transfer.
μPD70F3187:
Remark:
μPD70F3447:
714
Chapter 17 Clocked Serial Interface 3 (CSI3)
MSB First (DIR bit = 0), CKP bit = 0, DAP bit = 0
INTC3n Interrupt Not Delayed (CSIT bit = 0),
Transfer Wait: Disabled (CSWE bit = 0),
55H
AAH
0 1 0 1 0 1 0 1 1
CS0
1H 2H 1H
<6> <6>
n = 0, 1
n = 0
User's Manual U16580EE3V1UD00
0 1 0 1 0 1 0
CS1
0H
Note
CCH
1 1 0 0 1 1 0 0
CS2
1H 0H
<6> <7>