Figure 25-19: Csi3 Chip Select Timing (Master Mode Only) (Csit = 0, Cswe = 0, Csmd = 0); Figure 25-20: Csi3 Chip Select Timing (Master Mode Only) (Csit = 0, Cswe = 1, Csmd = 0) - NEC V850E/PH2 User Manual

Figure 25-19: CSI3 Chip Select Timing (Master Mode only) (CSIT = 0, CSWE = 0, CSMD = 0)

SCK3n
SCS3n0
to SCS3n3
INTCSI3n

Figure 25-20: CSI3 Chip Select Timing (Master Mode only) (CSIT = 0, CSWE = 1, CSMD = 0)

SCK3n
SCS3n0
to SCS3n3
INTCSI3n
Chapter 25 Electrical Specifications
t
HSKCSZ0
t
HSKCSZ0
User's Manual U16580EE3V1UD00
Continous transmission start
(SO3n output timing)
t
SCSZCK0
Continous transmission start
(SO3n output timing)
t
SCSZCK1
1027