Architecture Revisions - Altera Nios II User Manual

Hide thumbs Also See for Nios II:
Table of Contents

Advertisement

6–2
Table 6–1. Nios II Processor Revision History (Part 2 of 2)
Version
Release Date
7.2
October 2007
7.1
May 2007
7.0
March 2007
6.1
November 2006
6.0
May 2006
5.1 SP1
January 2006
5.1
October 2005
5.0
May 2005
1.1
December 2004
1.01
September 2004
1.0
May2004

Architecture Revisions

Architecture revisions augment the fundamental capabilities of the Nios II
architecture, and affect all Nios II cores. A change in the architecture mandates a
revision to all Nios II cores to accommodate the new architectural enhancement. For
example, when Altera adds a new instruction to the instruction set, Altera
consequently must update all Nios II cores to recognize the new instruction.
Table 6–2. Nios II Architecture Revisions (Part 1 of 2)
Version
Release Date
13.1
November 2013
11.0
May 2011
10.1
December 2010
10.0
July 2010
9.1
November 2009
9.0
March 2009
Nios II Processor Reference Handbook
Added the jmpi instruction.
No changes.
No changes.
No changes.
The name Nios II Development Kit describing the software development tools
changed to Nios II Embedded Design Suite.
Bug fix for Nios II/f core.
No changes.
Changed version nomenclature. Altera now aligns the Nios II processor
version with Altera's Quartus
Memory structure enhancements:
(1) Added tightly-coupled memory.
(2) Made data cache line size configurable.
(3) Made cache optional in Nios II/f and Nios II/s cores.
Support for HardCopy
Minor enhancements to the architecture: Added cpuid control register,
and updated the break instruction.
Increased user control of multiply and shift hardware in the arithmetic
logic unit (ALU) for Nios II/s and Nios II/f cores.
Minor bug fixes.
Minor bug fixes.
Initial release of the Nios II processor.
Added ECC support for internal RAM blocks (instruction cache, MMU TLB, and
register file)
Added support for enhanced floating-point custom instructions
No changes.
No changes.
No changes.
Added optional external interrupt controller interface.
Added optional shadow register sets.
No changes.
Chapter 6: Nios II Processor Revision History
Notes
®
II software version.
®
devices.
Notes
February 2014 Altera Corporation
Architecture Revisions

Advertisement

Table of Contents
loading

Table of Contents