Fujitsu MB90895 Series Hardware Manual page 538

16 bit, controller manual
Table of Contents

Advertisement

CHAPTER 16 CAN controller
Table 16.3-18 Functions of Reception Overrun Register (ROVRR)
bit0
to
bit7
520
Bit name
ROVR7 to 0:
These bits indicate that an overrun occurs at storing the received
Reception overrun bit 7
message in the message buffer that had completed receiving.
to 0
At overrun: 1 is set to the ROVRx bit corresponding to the
message buffer (x) where an overrun occurs.
When set to 0: Cleared when 0 is set to after reception overrun
occurred
When set to 1: No effect
Read using read modify write instructions: 1 always read
Function
Setting the ROVRx bit when an overrun occurs (ROVRx = 1)
overrides clearing of the ROVRx bit when 0 is written
(ROVRx = 0) if both occur at the same time.

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx

Table of Contents