Fujitsu MB90895 Series Hardware Manual page 379

16 bit, controller manual
Table of Contents

Advertisement

Table 13.3-3 Function of Each Bit of A/D Control Status Register (Low) (ADCS: L) (2/2)
bit name
bit6
MD1, MD0:
bit7
A/D conversion mode
select bits
Function
These bits set the A/D conversion mode.
Single-shot conversion mode 1:
• The analog inputs from the start channel (ADCS: ANS2 to
ANS0) to the end channel (ADCS: ANE2 to ANE0) are A/D-
converted continuously.
• The A/D conversion pauses after A/D conversion for the end
channel.
• This mode can be restarted during A/D conversion.
Single-shot conversion mode 2:
• The analog inputs from the start channel (ADCS: ANS2 to
ANS0) to the end channel (ADCS: ANE2 to ANE0) are A/D-
converted continuously.
• The A/D conversion pauses after A/D conversion for the end
channel.
• This mode cannot be restarted during A/D conversion.
Continuous conversion mode:
The analog inputs from the start channel (ADCS: ANS2 to
ANS0) to the end channel (ADCS: ANE2 to ANE0) are A/
D-converted continuously.
When A/D conversion for the end channel is terminated, it is
continued after returning to the analog input for the start
channel.
To terminate A/D conversion forcibly, write "0" to the A/D
conversion-on flag bit in the A/D control status register
(ADCS: BUSY).
This mode cannot be restarted during A/D conversion.
Pause conversion mode:
• A/D conversion for the start channel (ADCS: ANS2 to
ANS0) starts.The A/D conversion pauses at termination of A/
D conversion for a channel.When the start trigger is input
while A/D conversion pauses, A/D conversion for the next
channel is started.
• The A/D conversion pauses at the termination of A/D
conversion for the end channel.When the start trigger is input
while A/D conversion pauses, A/D conversion is continued
after returning to the analog input for the start channel.
• To terminate A/D conversion forcibly, write "0" to the A/D
conversion-on flag bit in the A/D control status register
(ADCS: BUSY).
• This mode cannot be restarted during A/D conversion.
Note:
When the conversion mode is set to not restartable (except
MD1, MD0= "00
"), it cannot be restarted with any start
B
triggers (software trigger, internal timer, and external
trigger) during A/D conversion.
CHAPTER 13 8/10-bit A/D converter
361

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-16lx

Table of Contents