Fujitsu MB90895 Series Hardware Manual page 197

I Block Diagram of Pins of Port 4
Port data register (PDR)
PDR read
PDR write
Port direction register (DDR)
DDR write
DDR read
Standby control Control of stop mode (SPL=1), timebase timer mode (SPL=1) and clock mode (SPL=1)
I Registers for Port 4
• The registers for port 4 are PDR4 and DDR4.
• The bits composing each register correspond to the pins of port 4 one-to-one.
Table 4.6-2 shows correspondence between registers and pin for port 4.
Table 4.6-2 Correspondence between Registers and Pins for Port 4
Port Name
Port 4
Figure 4.6-1 Block Diagram of Pins of Port 4
Resource input
Output latch
Direction latch
Bits of Related Registers and Corresponding Pins
PDR4, DDR4
Corresponding pin
Resource output
Resource output
acceptance
Standby control (SPL=1)
− − −
bit4
− − −
P44
CHAPTER 4 I/O PORT
Pch
Pin
Nch
bit3 bit2 bit1 bit0
P43 P42 P41 P40
179