Test Definition Notes From The Specification; Pass Condition; Measurement Algorithm - Keysight U7233A Testing Notes

Ddr1 compliance test application
Table of Contents

Advertisement

5
Single-Ended Signals Overshoot/Undershoot Tests
Signals required to perform the test on the oscilloscope:
* Pin Under Test signal can be either one of the signals under the test definition.

Test Definition Notes from the Specification

Table 23
AC Overshoot/Undershoot Specification for Address and Control Pins
Parameter
Maximum peak amplitude allowed for overshoot
Maximum peak amplitude allowed for undershoot
The area between the overshoot signal and VDD must be less than or equal to
The area between the undershoot signal and GND must be less than or equal to
Table 24
AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask Pins
Parameter
Maximum peak amplitude allowed for overshoot
Maximum peak amplitude allowed for undershoot
The area between the overshoot signal and VDD must be less than or equal to
The area between the undershoot signal and GND must be less than or equal to

PASS Condition

The measured maximum voltage value can be less than or equal to the maximum overshoot value.
The calculated Overshoot area value can be less than or equal to the maximum Overshoot area
allowed.

Measurement Algorithm

1
2
3
4
5
6
7
66
Data Signal (DQ as Pin Under Test Signal)*
Data Strobe Signal (DQS as Supporting Signal)
Clock Signal - CK is required to perform pre-test to verify the DUT speed against user's speed
grade selection
Set the number of sampling points to 2M samples.
Pre-condition the scope settings. Verify the actual DUT speed against the user speed selection at
the Setup page.
Calculate initial time scale value based on the number of sampling points.
Obtain sample or acquire signal data and perform signal conditioning to maximize the screen
resolution (vertical scale adjustment).
Perform signal checking on all the signals in-use in the measurement to ensure that it can be
triggered during the test. This includes Vp-p, Vmin, Vmax and Vmid of each signal.
Perform signal skew checking on the DQ-DQS to ensure that it can be triggered during the
Read/Write separation later.
Initialize the scope settings.
Specification
DDR 333
TBD
TBD
TBD
TBD
Specification
DDR 333
TBD
TBD
TBD
TBD
DDR1 Compliance Testing Methods of Implementation
DDR 200/266
1.5 V
1.5 V
4.5 V-ns
4.5 V-ns
DDR 200/266
1.2 V
1.2 V
2.4 V-ns
2.4 V-ns

Advertisement

Table of Contents
loading

This manual is also suitable for:

U7233b

Table of Contents