Test Definition Notes From The Specification; Pass Condition; Measurement Algorithm - Keysight U7233A Testing Notes

Ddr1 compliance test application
Table of Contents

Advertisement

3
Single-Ended Signals AC Input Parameters Tests
Signals required to perform the test on the oscilloscope:
* Pin Under Test signal can be either one of the signals under the test definition.

Test Definition Notes from the Specification

Table 12
AC Operating Cond itions
Parameter/Cond ition
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Table 13
Low Power DDR SDRAM Electrical Characteristics
Parameter/Cond ition
AC Input Low Voltage
Input Low Voltage

PASS Condition

The minimum value for the low level voltage should be less than or equal to the maximum V
value.
For the low power device, the minimum value must be greater than the minimum conformance limits.

Measurement Algorithm

1
2
3
4
5
6
7
8
9
10 Compare the test results against the compliance test limit.
48
Data Mask Control Signals
Data Signal (DQ as Pin Under Test Signal)*
Data Strobe Signal (DQS as Supporting Signal)
Clock Signal - CK is required to perform pre-test to verify the DUT speed against user's speed
grade selection
Calculate initial time scale value based on the selected DDR1 speed grade options.
Pre-condition the scope settings. Verify the actual DUT speed against the user speed selection at
the Setup page.
Calculate the number of sampling points according to the time scale value.
Obtain sample or acquire signal data and perform signal conditioning to maximize the screen
resolution (vertical scale adjustment).
Perform signal checking on all the signals in-use in the measurements to ensure that it can be
triggered during the test. This includes Vp-p, Vmin, Vmax and Vmid of each signal.
Perform signal skew checking on the DQ-DQS to ensure that it can be triggered during the
Read/Write separation later.
Setup the required scope settings and histogram function settings.
Use the histogram Min value as the test result for V
When multiple trials are performed, the largest value (worst case) among the trials will be used
as the test result for V
IL(AC)
Symbol
V
IL(AC)
Symbol
V
ILD(AC)
V
IL
IL(AC)
.
DDR1 Compliance Testing Methods of Implementation
Min
Max
V
-0.31
-
REF
Min
Max
-0.3
0.2 * V
DDQ
-0.3
0.2 * V
DDQ
.
Units
V
Units
V
V
IL(AC)

Advertisement

Table of Contents
loading

This manual is also suitable for:

U7233b

Table of Contents