Table of Contents
Advertisement
V
Test Method of Implementation
OL(AC)
V
OL(AC)
purpose of this test is to verify that the minimum low level voltage value of the test signal is lower
than the conformance maximum limit of the V
The default value of V
value.
Table 20
Speed
V
Figure 15
Signals of Interest
Based on the test definition (Read cycle only):
•
•
•
•
Signals required to perform the test on the oscilloscope:
•
DDR1 Compliance Testing Methods of Implementation
- Minimum AC Output Logic Low. This test is only applied to Low Power DDR SDRAM. The
is as shown in
DDQ
The defaul t value of V
DDQ
DDR 200, 266, 333
2.50 V
DDQ
V
Test - Minimum AC Output Logic Low in Infiniium oscilloscope
OL(AC)
Data Signal
Data Strobe Signal OR
Address Signal OR
Control Signal OR
Data Signal (DQ as Pin Under Test Signal)*
Single-Ended Signals AC Output Parameters Tests
value specified in the JEDEC Standard JESD79E.
OL(AC)
Table
20. However, users have the flexibility to change this
DDR 400
2.60 V
Low Power
1.80 V
.
4
59
Advertisement
Table of Contents
