Table of Contents
Advertisement
8
Clock Timing (CT) Tests
tDQSCK, DQS Output Access Time from CK/CK #- Test Method of Implementation
The purpose of this test is to verify that the time interval from the data strobe output (DQS rising and
falling edge) access time to the nearest rising or falling edge of the clock is within the conformance
limit as specified in the JEDEC Standard JESD79E.
There is tDQSCK(min) and tDQSCK(max) as shown in
observe that the minimum value is at negative while the maximum is at positive.
Figure 39
124
DQS Output Access Time from CK/CK#
Figure
39. From the specification, you can
DDR1 Compliance Testing Methods of Implementation
Advertisement
Table of Contents
