Table of Contents
Advertisement
V
Test Method of Implementation
OH(AC)
V
OH(AC)
purpose of this test is to verify that the maximum high level voltage value of the test signal within a
valid sampling window is greater than the conformance lower limit of the V
the JEDEC Standard JESD79E.
The default value of V
value.
Table 18
Speed
V
Figure 14
Signals of Interest
Based on the test definition (Read cycle only):
•
•
•
•
•
DDR1 Compliance Testing Methods of Implementation
- Maximum AC Output Logic High. This test is only applied to Low Power DDR SDRAM. The
is as shown in
DDQ
The defaul t value of V
DDQ
DDR 200, 266, 333
2.50 V
DDQ
V
Test - Maximum AC Output Logic High in Infiniium oscilloscope
OH(AC)
Data Signal
Data Strobe Signal OR
Address Signal OR
Control Signal OR
Data Mask Control Signals
Single-Ended Signals AC Output Parameters Tests
Table
18. However, users have the flexibility to change this
DDR 400
2.60 V
value specified in
OH(AC)
Low Power
1.80 V
.
57
4
Advertisement
Table of Contents
