X50A4: Lcd Power Voltage Booster Control Register (Lcd_Pwr) - Epson S1C17704 Technical Manual

Cmos 16-bit single chip microcomputer
Table of Contents

Advertisement

0x50a4: LCD Power Voltage Booster Control Register (LCD_PWR)

Register name Address
Bit
LCD Power
0x50a4
D7–2 –
Voltage Booster
(8 bits)
Control Register
D1
(LCD_PWR)
D0
D[7:2]
Reserved
D1
VDSEL: Regulator Power Source Select Bit
Selects the power source voltage for the LCD system voltage regulator.
1 (R/W): V
D2
0 (R/W): V
DD
When the power supply voltage (V
drive the LCD system voltage regulator with the V
Before this setting though, write 1 to PBON (D0) to turn the power voltage booster on.
When the power supply voltage (V
voltage regulator with V
current consumption.
D0
PBON: Power Voltage Booster Control Bit
Controls the power voltage booster.
1 (R/W): On
0 (R/W): Off (default)
When the power supply voltage (V
the power voltage booster on. The power voltage booster doubles the V
driving the LCD system voltage regulator. In addition, set VDSEL (D1) to 1 to drive the LCD system
voltage regulator with V
V or more. In this case, the power voltage booster should be turned off to reduce current consumption.
Note: When the power voltage booster is turned on, the V
stabilize. Do not switch the power source for the LCD system voltage regulator to V
stabilization time has elapsed.
S1C17704 TECHNICAL MANUAL
Name
Function
reserved
VDSEL
Regulator power source select
PBON
Power voltage booster control
(default)
) is within the range from 1.8 V to 2.5 V, write 1 to VDSEL to
DD
) is 2.5 V or more, write 0 to VDSEL to drive the LCD system
DD
. In this case, the power voltage booster should be turned off to reduce
DD
) is within the range from 1.8 V to 2.5 V, write 1 to PBON to turn
DD
. It is not necessary to generate V
D2
Setting
1 V
0 V
D2
1 On
0 Off
voltage output from the power voltage booster.
D2
when the power supply voltage (V
D2
output voltage requires about 1 ms to
D2
EPSON
4 POWER SUPPLY
Init. R/W
Remarks
0 when being read.
0
R/W
DD
0
R/W
voltage to generate V
DD
DD
until the
D2
for
D2
) is 2.5
4-9

Advertisement

Table of Contents
loading

Table of Contents