0X5104: Svd Interrupt Flag Register (Svd_Iflg) - Epson S1C17704 Technical Manual

Cmos 16-bit single chip microcomputer
Table of Contents

Advertisement

0x5104: SVD Interrupt Flag Register (SVD_IFLG)

Register name Address
Bit
SVD Interrupt
0x5104
D7–1 –
Flag Register
(8 bits)
D0
(SVD_IFLG)
D[7:1]
Reserved
D0
SVDIF: SVD Interrupt Flag
This is the interrupt flag to indicate the supply voltage drop interrupt cause occurrence status.
1 (R):
Cause of interrupt has occurred
0 (R):
No cause of interrupt has occurred (default)
1 (W):
Flag is reset
0 (W):
Has no effect
SVDIF is the interrupt flag for the SVD module. The interrupt flag is set to 1 when the SVD module
has detected supply voltage drop. If SVDIE (D0/SVD_IMSK register) has been set to 1 at this time, the
SVD interrupt request signal is output to the ITC. The interrupt request signal sets the SVD interrupt
flag in the ITC to 1 and an interrupt occurs if other interrupt conditions meet the ITC and S1C17 Core
settings.
The settings shown below are required to manage the cause-of-interrupt occurrence status using this
register.
1. Set the SVD interrupt trigger mode in the ITC to level trigger.
2. After an interrupt occurs, reset the SVDIF interrupt flag of the SVD module in the interrupt handler
routine (this also resets the interrupt flag in the ITC).
The SVDIF flag is reset by writing 1.
Note: To avoid occurrence of unnecessary interrupts, be sure to reset the SVDIF flag before the
SVD interrupt is enabled using SVDIE (D0/SVD_IMSK register).
S1C17704 TECHNICAL MANUAL
Name
Function
reserved
SVDIF
SVD interrupt flag
EPSON
23 SUPPLY VOLTAGE DETECTOR (SVD)
Setting
Init. R/W
1 Cause of
0 Cause of
interrupt
interrupt not
occurred
occurred
Remarks
0 when being read.
0
R/W Reset by writing 1.
23-11

Advertisement

Table of Contents
loading

Table of Contents