0X4100-0X4105; Uart (With Irda - Epson S1C17704 Technical Manual

Cmos 16-bit single chip microcomputer
Table of Contents

Advertisement

0x4100–0x4105
Register name Address
Bit
UART Status
0x4100
D7
Register
(8 bits)
D6
(UART_ST)
D5
D4
D3
D2
D1
D0
UART Transmit
0x4101
D7–0 TXD[7:0]
Data Register
(8 bits)
(UART_TXD)
UART Receive
0x4102
D7–0 RXD[7:0]
Data Register
(8 bits)
(UART_RXD)
UART Mode
0x4103
D7–5 –
Register
(8 bits)
D4
(UART_MOD)
D3
D2
D1
D0
UART Control
0x4104
D7
Register
(8 bits)
D6
(UART_CTL)
D5
D4
D3–2 –
D1
D0
UART
0x4105
D7
Expansion
(8 bits)
D6–4 IRCLK[2:0] IrDA receive detection clock select
Register
(UART_EXP)
D3–1 –
D0
S1C17704 TECHNICAL MANUAL
Name
Function
reserved
FER
Framing error flag
PER
Parity error flag
OER
Overrun error flag
RD2B
Second byte receive flag
TRBS
Transmit busy flag
RDRY
Receive data ready flag
TDBE
Transmit data buffer empty flag
Transmit data
TXD7(6) = MSB
TXD0 = LSB
Receive data in the receive data
buffer
RXD7(6) = MSB
RXD0 = LSB
reserved
CHLN
Character length
PREN
Parity enable
PMD
Parity mode select
STPB
Stop bit select
SSCK
Input clock select
reserved
REIEN
Receive error int. enable
RIEN
Receive buffer full int. enable
TIEN
Transmit buffer empty int. enable
reserved
RBFI
Receive buffer full int. condition
RXEN
UART enable
reserved
reserved
IRMD
IrDA mode select
EPSON
APPENDIX A LIST OF I/O REGISTERS
Setting
Init. R/W
1 Error
0 Normal
1 Error
0 Normal
1 Error
0 Normal
1 Ready
0 Empty
1 Busy
0 Idle
1 Ready
0 Empty
1 Empty
0 Not empty
0x0 to 0xff (0x7f)
0x0 R/W
0x0 to 0xff (0x7f)
0x0
1 8 bits
0 7 bits
1 With parity
0 No parity
1 Odd
0 Even
1 2 bits
0 1 bit
1 External
0 Internal
1 Enable
0 Disable
1 Enable
0 Disable
1 Enable
0 Disable
1 2 bytes
0 1 byte
1 Enable
0 Disable
IRCLK[2:0]
Clock
0x0 R/W
0x7
PCLK•1/128
0x6
PCLK•1/64
0x5
PCLK•1/32
0x4
PCLK•1/16
0x3
PCLK•1/8
0x2
PCLK•1/4
0x1
PCLK•1/2
0x0
PCLK•1/1
1 On
0 Off

UART (with IrDA)

Remarks
0 when being read.
0
R/W Reset by writing 1.
0
R/W
0
R/W
0
R
0
R
Shift register status
0
R
1
R
R
Older data in the buf-
fer is read out first.
0 when being read.
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0 when being read.
0
R/W
0
R/W
0
R/W
0 when being read.
0
R/W
0
R/W
0 when being read.
0 when being read.
0
R/W
AP-5

Advertisement

Table of Contents
loading

Table of Contents