Table 235. Tolerance Of The Usart Receiver When Brr [3:0] = 0000 - ST STM32L4 5 Series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Universal synchronous asynchronous receiver transmitter (USART)
40.5.5
Tolerance of the USART receiver to clock deviation
The asynchronous receiver of the USART works correctly only if the total clock system
deviation is less than the tolerance of the USART receiver. The causes which contribute to
the total deviation are:
DTRA: Deviation due to the transmitter error (which also includes the deviation of the
transmitter's local oscillator)
DQUANT: Error due to the baud rate quantization of the receiver
DREC: Deviation of the receiver's local oscillator
DTCL: Deviation due to the transmission line (generally due to the transceivers which
can introduce an asymmetry between the low-to-high transition timing and the high-to-
low transition timing)
where
DWU is the error due to sampling point deviation when the wakeup from Stop mode is
used.
when M[1:0] = 01:
when M[1:0] = 00:
when M[1:0] = 10:
t
WUUSART
clock (requested by the peripheral) and regulator are ready.
The USART receiver can receive data correctly at up to the maximum tolerated
deviation specified in
9-, 10- or 11-bit character length defined by the M bits in the USART_CR1 register
Oversampling by 8 or 16 defined by the OVER8 bit in the USART_CR1 register
Bits BRR[3:0] of USART_BRR register are equal to or different from 0000.
Use of 1 bit or 3 bits to sample the data, depending on the value of the ONEBIT bit in
the USART_CR3 register.
M bits
00
01
10
1320/1830
DTRA
DQUANT
DREC
+
+
is the time between detection of the wakeup event and the instant when
Table 235

Table 235. Tolerance of the USART receiver when BRR [3:0] = 0000

OVER8 bit = 0
ONEBIT=0
3.75%
3.41%
4.16%
DocID024597 Rev 5
<
DTCL
DWU
USART receiver' s tolerance
+
+
t
WUUSART
DWU
-------------------------- -
=
×
11
Tbit
t
WUUSART
DWU
-------------------------- -
=
×
10
Tbit
t
WUUSART
DWU
-------------------------- -
=
×
9
Tbit
and
Table 235
depending on the following choices:
ONEBIT=1
4.375%
3.97%
4.86%
OVER8 bit = 1
ONEBIT=0
ONEBIT=1
2.50%
3.75%
2.27%
3.41%
2.77%
4.16%
RM0351

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF