ST STM32L4 5 Series Reference Manual page 1303

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0351
Communication control/error detection flags
Parity control:
Fourteen interrupt sources with flags
Multiprocessor communications
The USART enters mute mode if the address does not match.
Wakeup from mute mode (by idle line detection or address mark detection)
40.3
USART extended features
LIN master synchronous break send capability and LIN slave break detection capability
IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
Smartcard mode
Support for ModBus communication
Universal synchronous asynchronous receiver transmitter (USART)
Transmits parity bit
Checks parity of received data byte
13-bit break generation and 10/11-bit break detection when USART is hardware
configured for LIN
Supports the T=0 and T=1 asynchronous protocols for smartcards as defined in
the ISO/IEC 7816-3 standard
0.5 and 1.5 stop bits for smartcard operation
Timeout feature
CR/LF character recognition
DocID024597 Rev 5
1303/1830
1411

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF