Cadd (Clock Addition) - Panasonic FP7 Series Command Reference Manual

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

12.3 CADD (Clock Addition)

12.3 CADD (Clock Addition)
Ladder diagram
List of operands
Operand
Description
S1
Starting device address of clock data
S2
Starting device address of time data
D
Starting device address of addition result
(Note 1)
For details of clock data and time data, refer to
Available devices (●: Available)
Operan
d
W
W
X
Y
S1
S2
D
Outline of operation
● Time data (hours, minutes and seconds), stored in the area starting with [S2], are added to
the clock data (year, month, day, hours, minutes and seconds), stored in the area starting
with [S1].
● The calculation result is stored in the area starting with [D].
● This operation takes leap years into account.
12-6
16-Bit device:
W
W
W
S
D
L
R
L
S
D
T
D
""19.2 Clock and Time
32-Bit
device:
TS
TE
U
W
WI
IX
C
C
M
O
S
E
Data""
Real
St
Integer
numbe
rin
r
g
D
K
H
SF
" "
F
WUME-FP7CPUPGR-12
Index
modifie
r

Advertisement

Table of Contents
loading

Table of Contents