Panasonic FP7 Series Command Reference Manual page 158

Cpu unit
Hide thumbs Also See for FP7 Series:
Table of Contents

Advertisement

3.20 CT (Down Counter)
● If the count input and reset input both turn ON at the same time, the reset input is given
priority.
● If the count input rises and the reset input falls at the same time, the count input is ignored
and preset is executed.
● An OT instruction can be entered immediately after a counter instruction.
Setting the count value
● The count value is specified within the setting range from U1 to 4294967295, using a
decimal (U) constant.
Operation Example
When counter number [n]=100, set value [S]=10
1) When X100 turns ON for 10 times, C100 turns ON and Y131 turns ON.
2) When X101 turns ON, the elapsed value is reset.
X100
X101
C100
Y131
Precautions for programming
● The counter set value area CS and counter elapsed value area CE both occupy 32-bit areas.
This is also true when a device such as DT is used in the operand [S]. Be careful not to
overwrite the areas with another program.
● When combining a counter instruction with an AND stack instruction or POP stack
instruction, be careful that the programming is correct.
Cautions on detecting the count input
● In a counter instruction, the subtraction takes place when the rise of the count input from
OFF to ON is detected.
● Counting is only performed at the rise, so even if the count input remains on, no further
counting will occur.
● The set value will not be decremented for the first scan if the count input is already ON when
the operation mode is switched to RUN or the power is turned on in the RUN mode.
3-54
・・・・
10 times
WUME-FP7CPUPGR-12

Advertisement

Table of Contents
loading

Table of Contents