Timer Control 1 Register (T1Cr); Figure 7.4-2 Timer 1 Control Register (T1Cr) - Fujitsu F2MC-8L Series Hardware Manual

8-bit microcontroller
Hide thumbs Also See for F2MC-8L Series:
Table of Contents

Advertisement

CHAPTER 7 8/16-BIT TIMER/COUNTER
7.4.1

Timer Control 1 Register (T1CR)

The timer 1 control register (T1CR) is used to select each function of timer 1 in 8-bit
mode or of the 16-bit timer, enable or disable operation, control interrupts, and check
the state of the 8/16-bit timer/counter. Even to use only timer 1 in 8-bit mode, the timer
2 control register (T2CR) must be initialized.
Timer 1 Control Register (T1CR)
Address
0019
H
R/W : Readable and writable
X
: Indeterminate
: Initial value
*
: Square wave output pin assumes the level
corresponding to the data values set when
T1STR is "0."
166

Figure 7.4-2 Timer 1 Control Register (T1CR)

Bit 7
Bit 6
Bit 5
Bit 4
T1IF
T1IE
T1OS1 T1OS0 T1CS1 T1CS0 T1STP T1STR
R/W
R/W
R/W
R/W
Bit 3
Bit 2
Bit 1
Bit 0
R/W
R/W
R/W
R/W
Timer counter start bit
T1STR
0
Timer sops counter operation.
1
Clears and starts counter operation.
T1STP
Continues counter operation without clearing the
0
counter.
1
Pauses counter operation.
Count clock select bits
T1CS1 T1CS0
0
0
2 t
inst
0
1
32 t
inst
1
0
512 t
inst
1
1
External clock
t
: Instruction cycle
inst
Square wave output control bits
T1OS1 T1OS0
Use the P34/TO/INT0 pin as general-purpose
0
0
port pin (P34).
Sets data for setting output wave output at the
0
1
L level.
Sets data for setting to set output wave
1
0
output at the H level.
Outputs the level corresponding to the set
1
1
data to the square wave output pin (TO).*
Interrupt request enable bit
T1IE
0
Disables interrupt request output.
1
Enables interrupt request output.
Interrupt request flag bit
T1IF
Read
No match with counter
0
value
1
Match with counter value
Initial value
X000XXX0
B
Timer stop bit
Write
Clears this bit.
No effect. The bit does
not change.

Advertisement

Table of Contents
loading

Table of Contents