Table 10.4-1 External Interrupt 1 Control Register 1 (Eic1) Bits - Fujitsu F2MC-8L Series Hardware Manual

8-bit microcontroller
Hide thumbs Also See for F2MC-8L Series:
Table of Contents

Advertisement

Table 10.4-1 External Interrupt 1 Control Register 1 (EIC1) Bits

Bit
EIR1:
External
Bit 7
interrupt
request flag bit
1
SL11, SL10:
Bit 6
Edge polarity
Bit 5
selection bit 1
EIE1:
Interrupt
Bit 4
request enable
bit 1
EIR0:
External
Bit 3
interrupt
request flag bit
0
SL01, SL00:
Bit 2
Edge polarity
Bit 1
selection bit 0
EIE0:
Interrupt
Bit 0
request enable
bit 0
This bit is set to "1" when the edge selected by the edge polarity selection
bit 1 (SL10, SL11) is input to an external interrupt pin (INT1).
An interrupt request is output when both this bit and interrupt request enable
bit 1 (EIE1) are "1".
Writing "0" clears this bit. Writing "1" has no effect and does not change the
bit value.
This bit selects the edge polarity that triggers interrupts when detected on
pulses input to external interrupt pin (INT1).
These bits select the edge polarity at the rising edge when the bit value is
"00
". They detect the polarity at the falling edge when the value is "01
B
and at both edges when the value is "10
This bit enables or disables an interrupt request output to the CPU. An interrupt
request is output when both this bit and the external interrupt request flag bit 1
(EIR1) are "1".
This bit is set to "1" when the edge selected by the edge polarity selection
bit 0 (SL00, SL01) is input to an external interrupt pin (INT0).
An interrupt request is output when both this bit and the interrupt request
enable bit 0 (EIE0) are "1".
Writing "0" clears this bit. Writing "1" has no effect and does not change the
bit value.
This bit selects the edge polarity that triggers interrupts when detected on
pulses input to external interrupt pin (INT0).
These bits detect the edge polarity at the rising edge when the bit value is
"00
", at the falling edge when the value is "01
B
the value is "10
" or 11
B
This bit enables or disables an interrupt request output to the CPU. An interrupt
request is output when both this bit and the external interrupt request flag bit 0
(EIR0) are "1".
10.4 External Interrupt Circuit 1 Registers
Function
" or "11
B
".
B
".
B
", and at both edges when
B
"
B
237

Advertisement

Table of Contents
loading

Table of Contents