Table Of Contents - Fujitsu F2MC-8L Series Hardware Manual

CONTENTS
CHAPTER 1 OVERVIEW ................................................................................................... 1
1.1 MB89120/120A Series Features ............................................................................................................ 2
1.2 MB89120/120A Series Product Lineup .................................................................................................. 4
1.3 Differences among Products ................................................................................................................. 6
1.4 MB89120/120A Series Block Diagram .................................................................................................. 8
1.5 Pin Assignment ...................................................................................................................................... 9
1.6 Package Dimensions ........................................................................................................................... 12
1.7 Pin Functions ....................................................................................................................................... 15
1.8 I/O Circuit Types .................................................................................................................................. 18
CHAPTER 2 HANDLING DEVICES ................................................................................. 21
2.1 Notes on Handling Devices ................................................................................................................. 22
CHAPTER 3 CPU ............................................................................................................. 25
3.1 Memory Space ..................................................................................................................................... 26
3.1.1 Special Areas ................................................................................................................................. 28
3.1.2 Storing 16-bit Data in Memory ........................................................................................................ 30
3.2 Dedicated Registers ............................................................................................................................ 32
3.2.1 Condition Code Register (CCR) ..................................................................................................... 34
3.2.2 Register Bank Pointer (RP) ............................................................................................................ 37
3.3 General-Purpose Registers ................................................................................................................. 38
3.4 Interrupts ............................................................................................................................................. 40
3.4.1 Interrupt Level Setting Registers (ILR1, ILR2, ILR3) ...................................................................... 42
3.4.2 Interrupt Processing ....................................................................................................................... 44
3.4.3 Multiple Interrupts ........................................................................................................................... 47
3.4.4 Interrupt Processing Time .............................................................................................................. 49
3.4.5 Stack Operation during Interrupt Processing .................................................................................. 51
3.4.6 Stack Area for Interrupt Processing ................................................................................................ 52
3.5 Resets ................................................................................................................................................. 53
3.5.1 External Reset Pin .......................................................................................................................... 55
3.5.2 Reset Operation ............................................................................................................................. 56
3.5.3 Pin States During Reset ................................................................................................................. 58
3.6 Clocks .................................................................................................................................................. 59
3.6.1 Clock Generator ............................................................................................................................. 61
3.6.2 Clock Controller .............................................................................................................................. 63
3.6.3 System Clock Control Register (SYCC) ......................................................................................... 65
3.6.4 Clock Modes ................................................................................................................................... 68
3.6.5 Oscillation Stabilization Delay Time ............................................................................................... 71
3.7 Standby Modes (Low-power Consumption) ......................................................................................... 73
3.7.1 Standby Mode Operating States .................................................................................................... 75
3.7.2 Sleep Mode .................................................................................................................................... 77
3.7.3 Stop Mode ...................................................................................................................................... 78
3.7.4 Watch Mode ................................................................................................................................... 80
3.7.5 Standby Control Register (STBC) .................................................................................................. 81
ix