NEC V850/SA1 mPD703015 Preliminary User's Manual page 6

p.23
p.24
p.57
p.71
p.75
p.80
p.90
p.102
p.148, 149
p.152
p.153
p.155
p.156
p.157
p.160
p.162
p.164
p.164
p.166
p.167
p.198
p.222
p.223
p.266
p.269
p.303
p.308
p.314
p.359, 362, 366
6
Major Revisions in This Edition
121-pin fine pitch BGA has been added to 1.4 Ordering Information
121-pin fine pitch BGA has been added to 1.5 Pin Configuration (Top View).
The explanation of EP bit has been modified in 3.2.2 (2) Program status word (PSW).
The description has been modified in 3.4.6 (2) memory address output mode register
(MAM).
3.4.8 Peripheral I/O registers has been modified. Note has been added to this section.
Caution has been added to 3.4.9 Specific registers.
Note has been added to 4.7.1 Outline of function.
Note has been added to Table 5-1 Interrupt Source List.
Caution has been added to 7.1.3 (2) Capture/compare register n0 (CR00, CR10) and
(3) Capture/compare register n1 (CR01, CR11).
Caution has been modified in Figure 7-2 Format of 16-Bit Timer Mode Control Register
0, 1 (TMC0, TMC1).
Caution has been added to Figure 7-3 Format of Capture/Compare Control Register 0,
1 (CRC0, CRC1).
Note has been added to Figure 7-4 Format of 16-Bit Timer Output Control Register 0, 1
(TOC0, TOC1)
Caution has been added to the following figures:
Figure 7-5 Format of Prescaler Mode Register 0 (PRM0)
Figure 7-6 Format of Prescaler Mode Register 1 (PRM1)
Figure 7-10 Control register Settings in PPG Output Operation
Figure 7-13 has been modified.
TIn0 has been modified in Figure 7-15 CRn1 Capture Operation with Rising Edge
Specified.
The following figures have been modified.
Figure 7-16 Timing of Pulse Width Measurement with Free Running Counter (with
both edges specified)
Figure 7-18 Timing of Pulse Width Measurement with Free Running Counter and Two
Capture Registers (with rising edge specified)
Figure 7-20 Timing of Pulse Width Measurement by Restarting (with rising edge
specified)
The description has been changed in 8.4.1 Operation as watch timer.
Caution has been added to 10.3.2 (1) IIC control register (IICC0).
Figure 10-9 Format of IIC Control Register (IICC0) has been modified and Remark has
been added to this figure.
The explanation has been modified in 10.3.12 Communication reservation.
Figure 10-23 Communication Reservation Flow Chart has been modified.
Caution has been added to 11.2 (2) A/D conversion result register (ADCR).
Caution has been added to 11.4.1 Basic operation.
11.5 (9) Reading A/D conversion result register (ADCR) has been added.
Erase/write voltage has been changed to V
The mark shows major revised points.
= 7.8 V
PP