Figure 8-7.The Dsp As A Microprocessor Peripheral - Lucent Technologies DSP1617 Information Manual

Digital signal processor
Table of Contents

Advertisement

Information Manual
April 1998
8.1 PIO Operation
(continued)
8.1.4 Peripheral Mode (Host Interface)
If both PIDS and PODS are in passive mode, the PIO is operating in peripheral mode. The PIO unit is designed to
allow the user to interface the DSP as a peripheral to another processor. A variety of techniques are available from
using the PIBF and POBE flags as interrupts to an external device to polling the PSTAT register. For most applica-
tions, the PIO can be interfaced with no additional logic.
nection.
MICROPROCESSOR
Note: If PIO is configured in passive/passive (peripheral) mode, PSEL0 equals PIBF or POBE so that PSEL0 low
indicates to the microprocessor that the DSP is ready for any access.
The pins PIBF and POBE are flags that indicate parallel input buffer full and parallel output buffer empty. They are
both active-high. The input flag works if PIDS is in passive mode and is cleared otherwise. The output flag works
if PODS is in passive mode and is cleared otherwise. An external device can take PIBF going low as an interrupt
meaning the pdx[IN] register is ready for another PIO input. Likewise, an external device can take POBE going low
to mean the output buffer is loaded with data to be read.
If both PIDS and PODS are passive signals, PSEL0 no longer selects between PIO channels. PSEL0 is now the
logical OR of the two flags PIBF and POBE. This provides another way for an external device to determine
whether the PIO is ready for an access. In peripheral mode and if PSEL0 is low, the other device is free to either
read or write the PIO. Of course, this condition does not occur until the PIO is ready for either access but it
requires the use of one less pin on the DSP and possibly fewer interrupt pins on the external device.
Lucent Technologies Inc.
DSP1611/17/18/27/28/29 DIGITAL SIGNAL PROCESSOR
EN
D[7:0]
SYSTEM
READ
WRITE
INTREQ
Figure 8-7. The DSP as a Microprocessor Peripheral
DRAFT COPY
Parallel I/O (DSP1617 Only)
Figure 8-7
is an example of a DSP to microprocessor con-
PSEL2
PB[7:0]
8
PODS
PIDS
PSEL0
DSP1617
5-4193
8-9

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dsp1629Dsp1618Dsp1611Dsp1627Dsp1628

Table of Contents