Error Conditions - ST STM32F101 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F101 Series:
Table of Contents

Advertisement

RM0008
15.4.3

Error conditions

The following are the error conditions which may cause communication to fail.
Bus error (BERR)
This error occurs when the I
transfer. In this case,
The BERR bit is set and an interrupt is generated if the ITERREN bit is set
In case of Slave: data is discarded and the lines are released by hardware:
Acknowledge failure (AF)
This error occurs when the interface detects a non-acknowledge bit. In this case,
The AF bit is set and an interrupt is generated if the ITERREN bit is set
A transmitter which receives a NACK must reset the communication:
Arbitration lost (ARLO)
This error occurs when the I
The ARLO bit is set by hardware (and an interrupt is generated if the ITERREN bit is
set)
The I
Lines are released by hardware
Overrun/underrun error (OVR)
An Overrun error can occur in slave mode when clock stretching is disabled and the I
interface is receiving data. The interface has received a byte (RxNE=1) and the data in DR
has not been read, before the next byte is received by the interface. In this case,
The last received byte is lost.
In case of Overrun error, software should clear the RxNE bit and the transmitter should
re-transmit the last received byte.
Underrun error can occur in slave mode when clock stretching is disabled and the I
interface is transmitting data. The interface has not updated the DR with the next byte
(TxE=1), before the clock comes for the next byte. In this case,
The same byte in the DR register will be sent again
The user should make sure that data received on the receiver side during an underrun
error is discarded and that the next bytes are written within the clock low time specified
in the I
2
C interface detects a Stop or a Start condition during a byte
in case of misplaced start, the slave considers it is a restart and waits for address,
or stop condition.
in case of misplaced stop, the slave reacts like for a stop condition and the lines
are released by hardware.
If Slave: lines are released by hardware
If Master: a Stop condition must be generated by software
2
C interface detects an arbitration lost condition. In this case,
2
C Interface goes automatically back to slave mode (the M/SL bit is cleared)
2
C bus standard.
Inter-integrated circuit (I2C) interface
2
C
2
C
327/501

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F101 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f103 series

Table of Contents