Figure 135. I2C Block Diagram - ST STM32F101 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F101 Series:
Table of Contents

Advertisement

RM0008
Figure 135. I
SDA
SCL
SMBALERT
Note: SMBALERT is an optional signal in SMBus mode. This signal is not applicable if
SMBus is disabled.
2
C block diagram
DATA
CONTROL
CLOCK
CONTROL
CLOCK CONTROL
REGISTER (CCR)
CONTROL REGISTERS
(CR1&CR2)
STATUS REGISTERS
(SR1&SR2)
Inter-integrated circuit (I2C) interface
DATA REGISTER
DATA SHIFT REGISTER
COMPARATOR
OWN ADDRESS REGISTER
DUAL ADDRESS REGISTER
PEC REGISTER
CONTROL
LOGIC
INTERRUPTS
DMA REQUESTS & ACK
PEC CALCULATION
319/501

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F101 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f103 series

Table of Contents