Capture/Compare Register 4 (Tim1_Ccr4); Break And Dead-Time Register (Tim1_Bdtr) - ST STM32F101 Series Reference Manual

RM0008
12.5.17

Capture/compare register 4 (TIM1_CCR4)

Address offset: 0x40
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 CCR4[15:0]: Capture/Compare Value.
If channel CC4 is configured as output:
CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIM1_CCMR4 register (bit OC4PE).
Else the preload value is copied in the active capture/compare 4 register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter TIM1_CNT and
signalled on OC4 output.
If channel CC4 is configured as input:
CCR4 is the counter value transferred by the last input capture 4 event (IC4).
12.5.18

Break and dead-time register (TIM1_BDTR)

Address offset: 0x44
Reset value: 0x0000
15 14 13
MOE AOE BKP BKE
rw rw rw
Note: As the bits AOE, BKP, BKE, OSSI, OSSR and DTG[7:0] can be write-locked depending on
the LOCK configuration, it can be necessary to configure all of them during the first write
access to the TIM1_BDTR register.
Bit 15 MOE: Main Output enable.
This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by
software or automatically depending on the AOE bit. It is acting only on the channels which are
configured in output.
0: OC and OCN outputs are disabled or forced to idle state.
1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in
TIM1_CCER register).
See OC/OCN enable description for more details
(TIM1_CCER) on page
Bit 14 AOE: Automatic Output enable.
0: MOE can be set only by software
1: MOE can be set by software or automatically at the next update event (if the break input is not be
active)
Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in
TIM1_BDTR register).
12 11 10 9
rw rw rw rw
12 11 10 9
OSSR OSSI LOCK[1:0]
rw rw rw rw
203).
8 7 6 5
CCR4[15:0]
rw rw rw rw
8 7 6 5
rw rw rw rw
(Section 12.5.9: Capture/compare enable register
Advanced control timer (TIM1)
4 3 2
rw rw rw
4 3 2
DTG[7:0]
rw rw rw
1 0
rw rw
1 0
rw rw
209/501