External Device Address Mapping; Nor/Psram Address Mapping; Figure 398. Fsmc Memory Banks - ST STM32F205 series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F205 series:
Table of Contents

Advertisement

Flexible static memory controller (FSMC)
Configuration registers
The FSMC can be configured using a register set. See
description of the NOR Flash/PSRAM control registers. See
description of the NAND Flash/PC Card registers.
31.4

External device address mapping

From the FSMC point of view, the external memory is divided into 4 fixed-size banks of
256 Mbytes each (Refer to
Bank 1 used to address up to 4 NOR Flash or PSRAM memory devices. This bank is
split into 4 NOR/PSRAM subbanks with 4 dedicated Chip Selects, as follows:
Banks 2 and 3 used to address NAND Flash devices (1 device per bank)
Bank 4 used to address a PC Card device
For each bank the type of memory to be used is user-defined in the Configuration register.
31.4.1

NOR/PSRAM address mapping

HADDR[27:26] bits are used to select one of the four memory banks as shown in
1262/1378
Figure
Bank 1 - NOR/PSRAM 1
Bank 1 - NOR/PSRAM 2
Bank 1 - NOR/PSRAM 3
Bank 1 - NOR/PSRAM 4

Figure 398. FSMC memory banks

Address
6000 0000h
6FF F FFF Fh
7000 0000h
7FF F FFF Fh
8000 0000h
8FF F FFF Fh
9000 0000h
9FF F FFF Fh
398):
Banks
Supported memory type
Bank 1
4 × 64 MB
Bank 2
4 × 64 MB
Bank 3
4 × 64 MB
Bank 4
4 × 64 MB
RM0033 Rev 8
Section
31.5.6, for a detailed
Section
31.6.8, for a detailed
NOR / PSRAM
NAND Flash
PC Card
ai14719
RM0033
Table
169.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F205 series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f207 seriesStm32f215 seriesStm32f217 series

Table of Contents