ST STM32F205 series Reference Manual page 1172

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F205 series:
Table of Contents

Advertisement

USB on-the-go high-speed (OTG_HS)
Bit 6 INEPNEM: IN endpoint NAK effective mask
Bit 5 INEPNMM: IN token received with EP mismatch mask
Bit 4 ITTXFEMSK: IN token received when TxFIFO empty mask
Bit 3 TOM: Timeout condition mask (nonisochronous endpoints)
Bit 2 AHBERRM: AHB error mask
Bit 1 EPDM: Endpoint disabled interrupt mask
Bit 0 XFRCM: Transfer completed interrupt mask
OTG_HS device each OUT endpoint-1 interrupt register
(OTG_HS_DOEPEACHMSK1)
Address offset: 0x884
Reset value: 0x0000 0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:15 Reserved, must be kept at reset value.
Bit 14 NYETM: NYET interrupt mask
Bit 13 NAKM: NAK interrupt mask
Bit 12 BERRM: Bubble error interrupt mask
Bit 11:10 Reserved, must be kept at reset value.
1172/1378
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
Reserved
0: Masked interrupt
1: unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
0: Masked interrupt
1: Unmasked interrupt
rw rw rw
RM0033 Rev 8
9
8
7
6
5
4
3
rw rw
rw rw rw rw rw rw rw
RM0033
2
1
0

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F205 series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32f207 seriesStm32f215 seriesStm32f217 series

Table of Contents