ST STM32F205 series Reference Manual page 1230

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F205 series:
Table of Contents

Advertisement

USB on-the-go high-speed (OTG_HS)
c)
d)
e)
f)
g)
Interrupt IN split transactions in DMA mode
The sequence of operations in (channel x) is as follows:
a)
b)
c)
d)
e)
f)
g)
h)
Isochronous OUT split transactions in DMA mode
The sequence of operations (channel x) is as follows:
a)
b)
c)
d)
e)
f)
Isochronous IN split transactions in DMA mode
The sequence of operations (channel x) is as follows:
a)
b)
1230/1378
The HS_OTG host attempts to send the start split transaction.
After successfully transmitting the start split, the OTG_HS host generates the
CHH interrupt.
In response to the CHH interrupt, set the COMPLSPLT bit in HCSPLT1 to send the
complete split.
After successfully completing the complete split transaction, the OTG_HS host
generates the CHH interrupt.
In response to CHH interrupt, de-allocate the channel.
Initialize and enable channel x for start split as explained in
initialization.
The OTG_HS host writes an IN request to the request queue as soon as channel
x receives the grant from the arbiter.
The OTG_HS host attempts to send the start split IN token at the beginning of the
next odd micro-frame.
The OTG_HS host generates the CHH interrupt after successfully transmitting the
start split IN token.
In response to the CHH interrupt, set the COMPLSPLT bit in HCSPLT2 to send the
complete split.
As soon as the packet is received successfully, the OTG_HS host starts writing the
data to the system memory.
The OTG_HS host generates the CHH interrupt after transferring the received
data to the system memory.
In response to the CHH interrupt, de-allocate or reinitialize the channel for the next
start split.
Initialize and enable channel x for start split (begin) as explained in
Channel
initialization. The application must set the ODDFRM bit in HCCHAR1.
Program the MPS field.
The HS_OTG host starts reading the packet.
After successfully transmitting the start split (begin), the HS_OTG host generates
the CHH interrupt.
In response to the CHH interrupt, reinitialize the registers to send the start split
(end).
After successfully transmitting the start split (end), the OTG_HS host generates a
CHH interrupt.
In response to the CHH interrupt, de-allocate the channel.
Initialize and enable channel x for start split as explained in
initialization.
The OTG_HS host writes an IN request to the request queue as soon as channel
x receives the grant from the arbiter.
RM0033 Rev 8
RM0033
Section : Channel
Section :
Section : Channel

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F205 series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f207 seriesStm32f215 seriesStm32f217 series

Table of Contents