Table of Contents
Advertisement
SHI
2
HSAR I
C Slave Address
Slave address = Bits HA6-HA3, HA1 and external pins HA2, HA0
Slave address after reset = 1011[HA2]0[HA0]
23 22 21 20
SHI Slave Address
HA6
HA5
HA4
Register (HSAR)
X:$FFFF92
Reset = $Bx0000
HFM1 HFM0 SHI Noise Reduction Filter Mode
0
0
Bypassed (Filter disabled)
0
1
Reserved
1
0
Narrow spike tolerance
1
1
Wide spike tolerance
23 22 21 20
*
*
*
SHI Clock Control
0
0
0
Register (HCKR)
X:$FFFF90
0
Reset = $000001
*
= Reserved, write as 0
19 18 17 16
15 14 13 12 11 10
*
*
*
*
*
*
*
HA3
HA1
0
0
0
0
0
0
0
0
SHI Slave Address Register (HSAR)
19 18 17 16
15 14 13 12 11
*
*
*
*
*
*
*
HFM1
HFM0
0
0
0
0
0
0
0
0
SHI Clock Control Register (HCKR)
9
8
7
6
5
4
*
*
*
*
*
*
*
*
0
0
0
0
0
0
0
0
0
0
CPOL CPHA Result
0
0
SCK active low, strobe on rising edge
0
1
SCK active low, strobe on falling edge
1
0
SCK active high, strobe on falling edge
1
1
SCK active high, strobe on rising edge
HRS
Result
0
Prescaler operational
1
Prescaler bypassed
HCKR Divider Modulus
10
9
8
7
6
5
4
*
HDM5
HDM4
HDM3
HDM2HDM1HDM0 HRS CPOLCPHA
HDM6
0
HDM7
3
2
1
0
*
*
*
*
0
0
0
0
0
3
2
1
0
Advertisement
Table of Contents
