Operating Modes - Motorola DSP56367 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

PATCH_DATA_START
PATCH_DATA_END
;****************************************************************************
6.3

OPERATING MODES

The operating modes are defined as shown in Table 6-2. The operating modes are latched
from MODA, MODB, MODC and MODD pins during reset. Each operating mode is briefly
described below. Except for modes 0 and 8, the operation of all other modes is defined by the
Bootstrap ROM source code in Bootstrap ROM Contents on page Appendix A-1.
MOD
MOD
Mode
D
C
0
0
0
1
0
0
2
0
0
3
0
0
4
0
1
5
0
1
6
0
1
7
0
1
8
1
0
9
1
0
A
1
0
B
1
0
C
1
1
D
1
1
E
1
1
F
1
1
MOTOROLA
move
#5,m0
move
#6,m1
move
#7,m2
Table 6-2 DSP56367 Operating Modes
MOD
MOD
B
A
0
0
$C00000
0
1
$FF0000
1
0
$FF0000
1
1
$FF0000
0
0
$FF0000
0
1
$FF0000
1
0
$FF0000
1
1
$FF0000
0
0
$008000
0
1
$FF0000
1
0
$FF0000
1
1
$FF0000
0
0
$FF0000
0
1
$FF0000
1
0
$FF0000
1
1
$FF0000
DSP56367
Reset
Vector
Expanded mode
Bootstrap from byte-wide memory
Jump to PROM starting address
Reserved
Reserved
Bootstrap from SHI (slave SPI mode)
Bootstrap from SHI (slave I
filter enabled)
Bootstrap from SHI (slave I
Expanded mode
Reserved for Burn-in testing
Reserved
Reserved
HDI08 Bootstrap in ISA Mode
HDI08 Bootstrap in HC11 non-multiplexed mode
HDI08 Bootstrap in 8051 multiplexed bus mode
HDI08 Bootstrap in 68302 bus mode
Core Configuration
Operating Modes
Description
2
C mode)(HCKFR=1, 100ns
2
C mode)(HCKR=0)
6-5

Advertisement

Table of Contents
loading

Table of Contents