Jtag Identification (Id) Register - Motorola DSP56367 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Table 6-8 Identification Register Configuration
23
Reserved
$00
6.8

JTAG IDENTIFICATION (ID) REGISTER

The JTAG Identification (ID) Register is a 32 bit, read only thought JTAG, factory
programmed register used to distinguish the component on a board according to the IEEE
1149.1 standard. Table 6-9 shows the JTAG ID register configuration.
Table 6-9 JTAG Identification Register Configuration
31
28
Version
Information
0000
6.9
JTAG BOUNDARY SCAN REGISTER (BSR)
The boundary scan register (BSR) in the DSP56367 JTAG implementation contains bits for
all device signal and clock pins and associated control signals. All bidirectional pins have a
single register bit in the boundary scan register for pin data, and are controlled by an
associated control bit in the boundary scan register. The boundary scan register bit definitions
are described in Table 6-10.
Bit
Pin Name
#
0
SDO4_1/SDI1_1
-
1
SDO4_1/SDI1_1
Input/Output
2
IRQA
Input
3
IRQB
Input
4
IRQC
Input
MOTOROLA
16
15
12
Revision Number
$0
27
22
Customer Part Number
000111
Table 6-10 DSP56367 BSR Bit Definition
BSR Cell
Pin Type
Type
Control
Data
Data
Data
Data
DSP56367
JTAG Identification (ID) Register
11
Derivative Number
$367
21
12
11
Sequence
Number
0001010010
Bit
Pin Name
#
76
FST_1
77
FST_1
78
SDO5_1/SDI0_1
79
SDO5_1/SDI0_1
80
RES
Core Configuration
0
1
0
Manufacturer
1
Identity
00000001110
1
BSR Cell
Pin Type
Type
-
Control
Input/Output
Data
Control
Input/Output
Data
Input
Data
6-15

Advertisement

Table of Contents
loading

Table of Contents