Table of Contents
Advertisement
Digital Audio Transmitter
GPIO (PORT D) - Pins and Registers
PDRD - Port D Data Register - X:$FFFFD5
23
22
21
20
19
read as zero, should be written with zero for future compatibility
12-18
18
17
16
15
14
13
12
Figure 12-9 Port D Data Register (PDRD)
DSP56367
11
10
9
8
7
6
5
4
3
2
1
0
PD1
PD0
MOTOROLA
Advertisement
Table of Contents
