Index - Motorola DSP56367 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Numerics
5 V tolerance, 2-1, 2-1
A
ac electrical characteristics, 3-5
adder
modulo, 1-7
offset, 1-7
reverse-carry, 1-7
address bus, 2-1, 2-1
Address Generation Unit, 1-6
addressing modes, 1-7
AES/EBU, 1-14, 12-1
AGU, 1-6
B
barrel shifter, 1-5
benchmark test algorithm, E-1, F-1
Boundary Scan (JTAG Port) timing diagram, 3-76
bus
external address, 2-6
external data, 2-6
bus control, 2-1, 2-1
buses
internal, 1-8
C
case outline drawing, 14-8
Central Processing Unit (CPU), i
CLKGEN, 1-9
Clock, 2-5
clock, 2-1, 2-1
external, 3-6
operation, 3-7
Clock divider, 10-14
Clock Generator (CLKGEN), 1-9
clocks
internal, 3-6
CP-340, 1-14, 12-1
CPHA and CPOL (HCKR Clock Phase and Polarity
Controls), 9-10
D
data ALU, 1-5
MOTOROLA

Index

registers, 1-6
data bus, 2-1, 2-1
Data Output bit (DO), 13-11
DAX, 2-1, 2-1, 2-20
Block Transferred Interrupt Handling, 12-13
Initiating A Transmit Session, 12-12
Transmit Register Empty Interrupt Handling, 12-13
DAX Audio Data register Empty (XADE) status
flag, 12-9
DAX Audio Data Registers (XADRA/XADRB), 12-5
DAX Audio Data Shift Register (XADSR), 12-6, 12-6
DAX biphase encoder, 12-10
DAX Block transfer (XBLK) flag, 12-9
DAX Channel A Channel status (XCA) bit, 12-7
DAX Channel A User data (XUA) bit, 12-6
DAX Channel A Validity (XVA) bit, 12-6
DAX Channel B Channel Status (XCB) bit, 12-7
DAX Channel B User Data (XUB) bit, 12-7
DAX Channel B Validity (XVB) bit, 12-7
DAX Clock input Select bits, 12-8
DAX clock multiplexer, 12-11
DAX clock selection, 12-8
DAX Control Register (XCTR), 12-7
DAX internal architecture, 12-5
DAX Interrupt Enable (XIEN) bit, 12-8, 12-8, 12-8
DAX Non-Audio Data Buffer (XNADBUF), 12-7
DAX Operation During Stop, 12-15
DAX Parity Generator (PRTYG), 12-10
DAX preamble generator, 12-10
DAX Preamble sequence, 12-11, 12-15
DAX Programming Considerations, 12-12
DAX programming model, 12-4
DAX Status Register (XSTR), 12-9
DAX Transmit Underrun error (XAUR) status
flag, 12-9
dc electrical characteristics, 3-4
design considerations
electrical, 4-3, 4-3
PLL, 4-5, 4-5
power consumption, 4-4
thermal, 4-1, 4-1
DI, 13-11
Digital Audio Transmitter, 2-1, 2-1, 2-20
Digital Audio Transmitter (DAX), 1-14, 12-1
DIR, 13-10
Divide Factor (DF), 1-9
DMA, 1-9
triggered by timer, 13-24
Index-1

Advertisement

Table of Contents
loading

Table of Contents