Rcr Esai Receiver 0 Enable (Re0) - Bit 0 - Motorola DSP56367 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Enhanced Serial Audio Interface (ESAI)
ESAI Programming Model
10.3.4
ESAI RECEIVE CONTROL REGISTER (RCR)
The read/write Receive Control Register (RCR) controls the ESAI receiver section. Interrupt
enable bits for the receivers are provided in this control register. The receivers are enabled in
this register (0,1,2 or 3 receivers can be enabled) if the input data pin is not used by a
transmitter. Operating modes are also selected in this register.
11
X:$FFFFB7
RSWS1 RSWS0 RMOD1 RMOD0 RWA
23
RLIE
Hardware and software reset clear all the bits in the RCR register.
The ESAI RCR bits are described in the following paragraphs.
10.3.4.1

RCR ESAI Receiver 0 Enable (RE0) - Bit 0

When RE0 is set and TE5 is cleared, the ESAI receiver 0 is enabled and samples data at the
SDO5/SDI0 pin. TX5 and RX0 should not be enabled at the same time (RE0=1 and TE5=1).
When RE0 is cleared, receiver 0 is disabled by inhibiting data transfer into RX0. If this bit is
cleared while receiving a data word, the remainder of the word is shifted in and transferred to
the RX0 data register.
If RE0 is set while some of the other receivers are already in operation, the first data word
received in RX0 will be invalid and must be discarded.
10.3.4.2
RCR ESAI Receiver 1 Enable (RE1) - Bit 1
When RE1 is set and TE4 is cleared, the ESAI receiver 1 is enabled and samples data at the
SDO4/SDI1 pin. TX4 and RX1 should not be enabled at the same time (RE1=1 and TE4=1).
When RE1 is cleared, receiver 1 is disabled by inhibiting data transfer into RX1. If this bit is
cleared while receiving a data word, the remainder of the word is shifted in and transferred to
the RX1 data register.
If RE1 is set while some of the other receivers are already in operation, the first data word
received in RX1 will be invalid and must be discarded.
10-30
10
9
8
7
22
21
20
19
RIE
REDIE
REIE
RPR
Reserved bit - read as zero; should be written with zero for future compatibility.
Figure 10-9 RCR Register
DSP56367
6
5
4
3
RSHFD
RE3
18
17
16
15
RFSR
RFSL RSWS4 RSWS3 RSWS2
2
1
0
RE2
RE1
RE0
14
13
12
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents