Message Signaled Interrupt Capability Structure - Renesas IDT 89HPES48H12G2 User Manual

Pci express switch
Table of Contents

Advertisement

IDT PCI to PCI Bridge and Proprietary Port Specific Registers
Bit
Field
Name
8
12:9
14:13
DSCALE
15
21:16
Reserved
22
23
31:24

Message Signaled Interrupt Capability Structure

MSICAP - Message Signaled Interrupt Capability and Control (0x0D0)
Bit
Field
Name
7:0
15:8
NXTPTR
16
19:17
22:20
23
31:24
Reserved
PES48H12G2 User Manual
Field
Default
Type
Value
PMEE
RW
0x0
Sticky
DSEL
RO
0x0
RO
0x0
PMES
RW1C
0x0
Sticky
RO
0x0
B2B3
RO
0x0
BPCCE
RO
0x0
DATA
RO
0x0
Field
Default
Type
Value
CAPID
RO
0x5
RWL
Refer to sec-
tion Capabil-
ity Structures
on page 15-3
EN
RW
0x0
MMC
RO
0x0
MME
RW
0x0
A64
RO
0x1
RO
0x0
Description
PME Enable. When this bit is set, PME message generation is
enabled for the port.
If a hot plug wake-up event is desired when exiting the D3
state, then this bit should be set during serial EEPROM initializa-
tion.
A hot reset does not result in modification of this field.
Data Select. The optional data register is not implemented.
Data Scale. The optional data register is not implemented.
PME Status. This bit is set if a PME is generated by the port even
if the PMEE bit is cleared. This bit is not set when the P2P bridge
within the switch is propagating a PME message but the port is not
itself generating a PME.
Since the upstream port never generates a PME, this bit will never
be set in that port.
Reserved field.
B2/B3 Support. Does not apply to PCI Express.
Bus Power/Clock Control Enable. Does not apply to PCI
Express.
Data. This optional field is not implemented.
Description
Capability ID. The value of 0x5 identifies this capability as a MSI
capability structure.
Next Pointer. This field contains a pointer to the next capability
structure. This field is set to 0x0 indicating that it is the last capabil-
ity.
Enable. This bit enables MSI.
0x0 - (disable) disabled
0x1 - (enable) enabled
Multiple Message Capable. This field contains the number of
requested messages.
Multiple Message Enable. Hardwired to one message.
64-bit Address Capable. The P2P bridges within the switch are
capable of generating messages using a 64-bit address.
Reserved field.
16 - 29
cold
April 5, 2013

Advertisement

Table of Contents
loading

Table of Contents