Page 1 ® 89HPES24T6 ™ PCI Express® Switch User Manual April 2008 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775 Printed in U.S.A. ©2008 Integrated Device Technology, Inc.
Page 2 GENERAL DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use.
Page 3: About This Manual
About This Manual ® Introduction Notes This user manual includes hardware and software information on the 89HPES24T6, a member of IDT’s PRECISE™ family of PCI Express® switching solutions offering the next-generation I/O interconnect stan- dard. Finding Additional Information Information not included in this manual such as mechanicals, package pin-outs, and electrical character- istics can be found in the data sheet for this device, which is available from the IDT website (www.idt.com) as well as through your local IDT sales representative.
Page 4: Numeric Representations
Notes To define the active polarity of a signal, a suffix will be used. Signals ending with an ‘N’ should be inter- preted as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses and select lines) will be interpreted as being active, or asserted when at a logic one (high) level.
Page 5: Register Terminology
Notes The ordering of bytes within words is referred to as either “big endian” or “little endian.” Big endian systems label byte zero as the most significant (leftmost) byte of a word. Little endian systems label byte zero as the least significant (rightmost) byte of a word. See Figure 2. bit 31 bit 0 Address of Bytes within Words: Big Endian...
Page 6: Use Of Hypertext
Notes Type Abbreviation Description Read and Write Clear RW1C Software can read and write to registers/bits with this attribute. However, writing a value of zero to a bit with this attribute has no effect. A RW1C bit can only be set to a value of 1 by a hardware event.
Page 7: Table Of Contents
Table of Contents ® About This Manual Notes Introduction ............................ 1 Content Summary .......................... 1 Signal Nomenclature ........................1 Numeric Representations ......................2 Data Units ............................2 Register Terminology ........................3 Use of Hypertext ..........................4 Reference Documents ........................4 Revision History ..........................
Page 8 IDT Table of Contents Notes Scheduling and Port Arbitration....................3-6 Peer-to-Peer Transactions......................3-8 Bus Locking ............................ 3-9 Port Interrupts ..........................3-10 Legacy Interrupt Emulation......................3-11 Standard PCIe Error Detection and Handling................3-11 Physical Layer Errors ......................3-11 Data Link Layer Errors......................3-12 Transaction Layer Errors ......................
Page 9 IDT Table of Contents Hot-Plug and Hot-Swap Notes Introduction ............................. 8-1 Hot-Plug I/O Expander ......................8-4 Hot-Plug Interrupts and Wake-up ................... 8-4 Legacy System Hot-Plug Support ..................8-4 Hot-Swap ............................8-6 Configuration Registers Introduction ............................. 9-1 Upstream Port (Port 0) ......................9-3 Downstream Ports (Ports 1 through 5) ...................
Page 10 IDT Table of Contents Notes PES24T6 User Manual April 10, 2008...
Page 11 List of Tables ® Table 1.1 PES24T6 Device ID......................1-5 Notes Table 1.2 PES24T6 Revision ID ......................1-5 Table 1.3 PCI Express Interface Pins....................1-6 Table 1.4 SMBus Interface Pins ......................1-7 Table 1.5 General Purpose I/O Pins....................1-7 Table 1.6 System Pins.........................1-8 Table 1.7 Test Pins..........................
Page 12 IDT List of Tables Notes Table 10.4 System Controller Device Identification Register .............. 10-8 PES24T6 User Manual April 10, 2008...
Page 13 List of Figures ® Figure 1.1 PES24T6 Architectural Block Diagram ................1-3 Notes Figure 1.2 I/O Expansion Application ....................1-3 Figure 1.3 PES24T6 Logic Diagram ....................1-4 Figure 1.4 All Ports Unmerged Configuration ...................1-13 Figure 1.5 Some Ports Merged Configuration ...................1-14 Figure 1.6 All Ports Merged Configuration ..................1-14 Figure 2.1 Common Clock on Upstream and Downstream (option to enable or disable Spread...
Page 14 IDT List of Figures Notes Figure 10.2 State Diagram of PES24T6’s TAP Controller ..............10-2 Figure 10.3 Diagram of Observe-only Input Cell .................10-5 Figure 10.4 Diagram of Output Cell ....................10-5 Figure 10.5 Diagram of Bidirectional Cell ....................10-6 Figure 10.6 Device ID Register Format ....................10-8 PES24T6 User Manual viii April 10, 2008...
Page 15 Register List ® AERCAP - AER Capabilities (0x100) ..................... 9-37 Notes AERCEM - AER Correctable Error Mask (0x114) .................. 9-41 AERCES - AER Correctable Error Status (0x110) ................. 9-41 AERCTL - AER Control (0x118)......................9-42 AERHL1DW - AER Header Log 1st Doubleword (0x11C) ..............9-42 AERHL2DW - AER Header Log 2nd Doubleword (0x120)..............
Page 16 IDT Register List Notes PCICMD - PCI Command Register (0x004)....................9-12 PCIECAP - PCI Express Capability (0x040) ...................9-21 PCIEDCAP - PCI Express Device Capabilities (0x044) ................9-22 PCIEDCAP2 - PCI Express Device Capabilities 2 (0x064) ..............9-32 PCIEDCTL - PCI Express Device Control (0x048)..................9-23 PCIEDCTL2 - PCI Express Device Control 2 (0x068)................9-32 PCIEDSTS - PCI Express Device Status (0x04A) ..................9-24 PCIEDSTS2 - PCI Express Device Status 2 (0x06A) ................9-32...
Page 17 IDT Register List Notes SWPESTS - Switch Parity Error Status (0x744) ..................9-63 SWSTS - Switch Status (0x400) ......................9-50 SWTOCNT - Switch Time-Out Count (0x75C) ..................9-65 SWTOCTL - Switch Time-Out Control (0x750) ..................9-63 SWTORCTL - Switch Time-Out Reporting Control (0x758) ..............9-64 SWTOSTS - Switch Time-Out Status (0x754) ..................9-64 SWTOTSCTL - Switch Time-Out Time-Stamp Control (0x760) ..............9-66 SWTSCNTCTL - Switch Time-Stamp Counter Control (0x4A8) .............9-62...
Page 18 IDT Register List Notes PES24T6 User Manual April 10, 2008...
Page 19: Pes24T6 Device Overview
Chapter 1 PES24T6 Device Overview ® Introduction Notes The 89HPES24T6 is a member of the IDT PRECISE™ family of PCI Express® switching solutions. The PES24T6 is a 24-lane, 6-port peripheral chip that performs PCI Express packet switching with a feature set optimized for high performance applications such as servers, storage, and communications/networking.
Page 20 IDT PES24T6 Device Overview Notes Reliability, Availability, and Serviceability (RAS) Features – Supports ECRC and Advanced Error Reporting – Internal end-to-end parity protection on all TLPs ensures data integrity even in systems that do not implement end-to-end CRC (ECRC) – Supports PCI Express Native Hot-Plug, Hot-Swap capable I/O –...
Page 21: System Diagrams
IDT PES24T6 Device Overview System Diagrams Switch Core D-Bus Bus Decoupler U-Bus D-Bus U-Bus Arbiter Queue Arbiter GPIO Controller Master SMBus Interface Slave Input Input Input Input Input Input SMBus Frame Frame Frame Frame Frame Frame Interface Buffer Buffer Buffer Buffer Buffer Buffer...
Page 22: Logic Diagram
IDT PES24T6 Device Overview Logic Diagram PEREFCLKP PE0TP[0] Reference PCI Express PEREFCLKN PE0TN[0] Clocks Switch REFCLKM SerDes Output PE0TP[3] PE0RP[0] Port 0 PE0TN[3] PCI Express PE0RN[0] Switch PE1TP[0] PCI Express SerDes Input PE1TN[0] PE0RP[3] Switch Port 0 PE0RN[3] SerDes Output PE1TP[3] Port 1 PE1RP[0]...
Page 23: System Identification
IDT PES24T6 Device Overview System Identification Notes Vendor ID All vendor ID fields in the device are hardwired to 0x111D which corresponds to Integrated Device Tech- nology, Inc. Device ID The PES24T6 device ID is shown in Table 1.1. PCIe Device Device ID 0x802E Table 1.1 PES24T6 Device ID...
Page 24: Pin Description
IDT PES24T6 Device Overview Pin Description Notes The following tables lists the functions of the pins provided on the PES24T6. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N”...
Page 25: Table 1.4 Smbus Interface Pins
IDT PES24T6 Device Overview Notes Signal Type Name/Description MSMBADDR[4:1] Master SMBus Address. These pins determine the SMBus address of the serial EEPROM from which configuration information is loaded. MSMBCLK Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the master SMBus. It is active and generating the clock only when the EEPROM or I/O Expanders are being accessed.
Page 26: Table 1.6 System Pins
IDT PES24T6 Device Overview Notes Signal Type Name/Description GPIO[6] General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: Reserved Alternate function pin type: Input Alternate function: Reserved GPIO[7] General Purpose I/O. This pin can be configured as a general purpose I/O pin.
Page 27: Table 1.7 Test Pins
IDT PES24T6 Device Overview Notes Signal Type Name/Description P23MERGEN Port 2 and 3 Merge. P23MERGEN is an active low signal. It is pulled low internally via a 251K ohm resistor. When this pin is low, port 2 is merged with port 3 to form a single x8 port. The Serdes lanes associated with port 3 become lanes 4 through 7 of port 2.
Page 28: Table 1.8 Power And Ground Pins
IDT PES24T6 Device Overview Notes Signal Type Name/Description CORE Core V . Power supply for core logic. I/O V . LVTTL I/O buffer power supply. PCI Express Digital Power. PCI Express digital power used by the digital power of the SerDes. PCI Express Analog Power.
Page 29: Pin Characteristics
IDT PES24T6 Device Overview Pin Characteristics Notes Note: Some input pads of the PES24T6 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left floating can cause a slight increase in power consumption.
Page 30: Port Configuration
IDT PES24T6 Device Overview Notes Internal Function Pin Name Type Buffer Notes Type Resistor SMBus MSMBADDR[4:1] LVTTL Input pull-up MSMBCLK pull-up on board MSMBDAT pull-up on board SSMBADDR[5,3:1] Input pull-up SSMBCLK pull-up on board SSMBDAT pull-up on board General Pur- GPIO[10:0] LVTTL High Drive...
Page 31 IDT PES24T6 Device Overview Notes When ports x and y are merged, the switch port (y), the PCI-to-PCI bridge between x and y, and all resources associated with port y are disabled and the following modifications are made to the default PES24T6 configuration.
Page 32 IDT PES24T6 Device Overview Notes Port 0 Dev. 0 PES24T6 PCI to PCI Bridge Virtual PCI Bus Dev. 2 Dev. 5 Dev. 3 PCI to PCI PCI to PCI PCI to PCI Bridge Bridge Bridge Port 2 Port 3 Port 5 Figure 1.5 Some Ports Merged Configuration Port 0 Dev.
Page 33: Clocking, Reset, And Initialization
Chapter 2 Clocking, Reset, and Initialization ® Introduction Notes The PES24T6 has two differential reference clock inputs that are used internally to generate all of the clocks required by the internal switch logic and the SerDes. While not required, it is recommended that both reference clock input pairs be driven from a common clock source.
Page 34 IDT Clocking, Reset, and Initialization Clock Operation Notes Port 1 PES24T6 Port 0 Root Complex Port 5 CCLKUS CCLKDS REFCLK0 REFCLK1 Clock Generator Clock Generator Figure 2.2 Non-Common Clock on Upstream; Common Clock on Downstream (must disable Spread Spectrum Clock) Port 1 PES24T6 Port 0...
Page 35: Table 2.2 Boot Configuration Vector Signals
IDT Clocking, Reset, and Initialization Clock Operation Notes Port 1 PES24T6 Port 0 Root Complex Port 5 CCLKUS CCLKDS REFCLK0 REFCLK1 Clock Generator Clock Generator Clock Generator Figure 2.4 Non-Common Clock on Upstream and Downstream (must disable Spread Spectrum Clock) Initialization A boot configuration vector consisting of the signals listed in Table 2.2 is sampled by the PES24T6 during a fundamental reset when PERSTN is negated.
Page 36: Reset
IDT Clocking, Reset, and Initialization Clock Operation Notes May Be Signal Name/Description Overridden P23MERGEN Port 2 and 3 Merge. When this pin is asserted, port 3 is merged with port 2 to form a single x8 port. The SerDes lanes associ- ated with port 3 become lanes 4 through 7 of port 2.
Page 37 IDT Clocking, Reset, and Initialization Clock Operation Notes The following reset sequence is executed. 1. Wait for the fundamental reset condition to clear (e.g., negation of PERSTN). 2. On negation of PERSTN, sample the boot configuration signals listed in Table 2.2. If PERSTN was not asserted, use the previously sampled boot configuration signal values (e.g., when a fundamental reset is the result of a one being written to the FRST bit in the SWCTL register).
Page 38: Hot Reset
IDT Clocking, Reset, and Initialization Clock Operation Notes The PES24T6 provides a reset output signal for each downstream port implemented as a GPIO alter- nate function. When a fundamental reset occurs, all of the GPIO pins default to GPIO inputs. Therefore, the downstream port resets are tri-stated.
Page 39: Upstream Secondary Bus Reset
IDT Clocking, Reset, and Initialization Clock Operation Notes 6. If the selected switch operating mode is one that requires initialization from the serial EEPROM and the Disable Hot Reset Serial EEPROM Initialization (DHRSTSEI) bit is not set in the Switch Control (SWCTL) register, then the contents of the serial EEPROM are read and the appropriate PES24T6 registers are updated.
Page 40: Downstream Port Reset Outputs
IDT Clocking, Reset, and Initialization Clock Operation Notes When a downstream secondary bus reset occurs, the following sequence is executed. If the corresponding downstream port’s link is up, TS1 ordered sets with the hot reset bit set are transmitted 2. All TLPs received from corresponding downstream port and queued in the PES24T6 are discarded. Wait for the Secondary Bus Reset (SRESET) bit in the upstream port’s Bridge Control Register (BCTL) to clear.
Page 41: Power Good Controlled Reset Output
IDT Clocking, Reset, and Initialization Clock Operation Notes While slot power is enabled, the corresponding downstream port reset output is negated. When slot power is disabled by writing a one to the PCC bit, the corresponding downstream port reset output is asserted and then slot power is disabled.
Page 42 IDT Clocking, Reset, and Initialization Clock Operation Notes PES24T6 User Manual 2 - 10 April 10, 2008...
Page 43: Theory Of Operation
Chapter 3 Theory of Operation ® Introduction Notes An architectural block diagram of the PES24T6 is shown in Figure 1.1 in Chapter 1. The PES24T6 contains six x4 ports labeled port 0 through port 5. Port 0 is always the upstream port and ports one through five are always downstream ports.
Page 44: Data Paths
IDT Theory of Operation Notes Associated with each port in the data link layer is a shared output and replay buffer. That is, the buffer is partitioned into two sections with a section dedicated to each x4 port in bifurcated mode. This buffer contains TLPs that have been transmitted but have not been acknowledged by the link partner.
Page 45: Store-And-Forward Vs. Cut-Through Switching And Latency
IDT Theory of Operation Notes continuous TLP manner (i.e. the data is not TDMed) regardless of the operating mode of the stack. If the stack is in bifurcated mode, data is read from the output and replay buffer by the data link layer in a TDM manner.
Page 46: Transaction Routing
IDT Theory of Operation Notes Bus Decoupler Queue U-Bus D-Bus Upstream Downstream Downstream Downstream Downstream Downstream Port Port Port Port Port Port Figure 3.1 Simplified Switch Core U-Bus and D-Bus Datapath In addition to transactions between the upstream port and downstream port and peer-to-peer transac- tions, the switch core is responsible for routing of transactions which are destined to the same stack on which the TLP was received.
Page 47: Transaction Reordering
IDT Theory of Operation Notes The only Gathered and Routed to Root message supported is a PME_TO_Ack message received on a downstream port. Transaction Reordering Each IFB has a free-running timer which is clocked at the 250 MHz core clock frequency. When a TLP is enters the IFB, a time-stamp of when the TLP arrived is stored in a descriptor associated with the TLP.
Page 48 IDT Theory of Operation Scheduling and Port Arbitration Notes Associated with each port is an Egress Selection Picker (ESP) and associated with each bus (i.e., U- Bus or D-Bus) is a bus arbiter. The function of the ESP is to provide a candidate vector with one bit per port indicating which ports have a TLP in their input frame buffer or insertion buffer that can be transferred to that output port.
Page 49 IDT Theory of Operation Notes There are two 8-bit fields in these registers associated with each transfer class. The first field is a transfer count field that indicates how many transfers of that class can occur in an arbitration period. The second field is a current transfer count field that indicates how many transfers from that class are remaining in the current arbitration period.
Page 50: Peer-To-Peer Transactions
IDT Theory of Operation Notes There are two D-Bus transfer classes. They are upstream-to-downstream and bus decoupler queue transfers. Upstream-to-downstream transfers proceed from the upstream port, through the D-Bus multi- plexor, and to a downstream port. The requests for this transfer comes from the upstream portion of the candidate vector produced by the downstream ports.
Page 51: Bus Locking
IDT Theory of Operation Bus Locking Notes The PES24T6 supports locked transactions, allowing legacy software to run without modification on PCIe. Only one locked transaction sequence may be in progress at a time. – A locked transaction sequence is requested by the root by issuing a Memory Read Request - Locked (MRdLk) transaction.
Page 52: Port Interrupts
IDT Theory of Operation Notes When an Unlock message is received on the upstream port, the switch is unlocked. This causes the Unlock message to be forwarded to the locked downstream port and the unblocking of transactions destined to the upstream and previously locked downstream port. The unlock message obeys PCI ordering rules, meaning that all queued posted requests from the upstream port are completed prior to the switch becoming unlocked.
Page 53: Legacy Interrupt Emulation
IDT Theory of Operation Legacy Interrupt Emulation Notes The PES24T6 supports legacy PCI INTx emulation. Rather than use sideband INTx signals, PCIe defines two messages that indicate the assertion and negation of an interrupt signal. An Assert_INTx message is used to signal the assertion of an interrupt signal and an Deassert_INTx message is used to signal its negation.
Page 54: Data Link Layer Errors
IDT Theory of Operation Notes PCIe Base 1.1 Error Condition Specification Action Taken Section Invalid symbol or running disparity error 4.2.1.3 Correctable error processing detected. Any TLP or DLLP framing rule violation. 4.2.2.1 Correctable error processing 8b/10b decode error 4.2.4.4 Correctable error processing Any violation of the link initialization or training 4.2.4...
Page 55: Table 3.11 Transaction Layer Errors
IDT Theory of Operation Notes PCIe Base 1.1 Error Condition Specification Action Taken Section Poisoned TLP received 2.7.2.2 For the non-advisory cases: non- fatal error processing. Advisory cases: correctable error processing. TLP header logged in AER. ECRC check failure 2.7.1 For the non-advisory cases: non- fatal error processing.
Page 56: Table 3.12 Ingress Malformed Tlp Error Checks
IDT Theory of Operation Notes Table 3.12 lists the error checks performed by the ingress transaction layer for malformed TLPs. These TLP error checks are performed when a TLP is received by the switch (i.e., by the stack associated with the port on which the switch receives the TLP).
Page 57: Routing Errors
IDT Theory of Operation Notes TLP Type Error Check TLP traffic class (TC) must be mapped to VC0. TC to VC mapping is controlled by the TC/VC Map (TCVC- MAP) field in the egress port’s VC Resource 0 Con- trol (VCR0CTL) register Table 3.13 Egress Malformed TLP Error Checks Routing Errors This section lists TLP routing errors that are detected by the PES24T6.
Page 58: Switch Specific Error Detection And Handling
IDT Theory of Operation Notes ID Routed Messages – Messages that attempt to route back onto the link on which they were received. – Messages that do not have a valid route through the PES24T6. – Messages that target a downstream port device number that does not exist. –...
Page 59: Tlp Processing
IDT Theory of Operation Notes Since deep sub-micron devices are known to be susceptible to single-event-upsets, a mechanism is desired that detects errors that occur within a PCI express switch. The PES24T6 parity protects all TLPs in the switch, thus enabling corruption that may occur inside of the device to be detected and reported even in systems that do not implement ECRC.
Page 60: Port 1 Performance Characteristics
IDT Theory of Operation Notes TLP Processing Control (TLPPCTL) register, the value of the relaxed ordering attribute is set to the value dictated by the Relaxed Ordering Modification (ROM) field in the TLPPCTL register. This transformation is only performed on TLPs in which the relaxed ordering attribute is applicable. The relaxed ordering attribute is applicable to all TLPs except: configuration requests, I/O requests, memory requests that are Message Signaled Interrupts (MSIs), and Message requests (except where specifically permitted).
Page 61: Link Operation
Chapter 4 Link Operation ® Introduction Notes The PES24T6 contains six x4 ports which may be merged in pairs to form x8 ports. The default link width of each port is x4 and the SerDes lanes are statically assigned to a port. Polarity Inversion Each port of the PES24T6 supports automatic polarity inversion as required by the PCIe specification.
Page 62 IDT Link Operation Notes PExRP[0] lane 0 PExRP[0] lane 3 PExRP[1] lane 1 PExRP[1] lane 2 PES24T6 PES24T6 PExRP[2] lane 2 PExRP[2] lane 1 PExRP[3] lane 3 PExRP[3] lane 0 (a) x4 Port without lane reversal (b) x4 Port with lane reversal PExRP[0] lane 0 PExRP[0]...
Page 63 IDT Link Operation Notes PExRP[0] lane 1 PExRP[0] lane 0 PExRP[1] lane 0 PExRP[1] lane 1 PExRP[2] PExRP[2] PExRP[3] PExRP[3] PES24T6 PES24T6 PExRP[4] PExRP[4] PExRP[5] PExRP[5] PExRP[6] PExRP[6] PExRP[7] PExRP[7] (b) x2 Port with lane reversal (a) x2 Port without lane reversal PExRP[0] PExRP[0] lane 0...
Page 64 IDT Link Operation Notes PExRP[0] lane 3 PExRP[0] lane 0 PExRP[1] lane 2 PExRP[1] lane 1 PExRP[2] lane 1 PExRP[2] lane 2 PExRP[3] lane 0 PExRP[3] lane 3 PES24T6 PES24T6 PExRP[4] PExRP[4] PExRP[5] PExRP[5] PExRP[6] PExRP[6] PExRP[7] PExRP[7] (b) x4 Port with lane reversal (a) x4 Port without lane reversal PExRP[0] PExRP[0]...
Page 65: Link Retraining
IDT Link Operation Notes PExRP[0] lane 7 PExRP[0] lane 0 PExRP[1] lane 6 PExRP[1] lane 1 PExRP[2] lane 5 PExRP[2] lane 2 PExRP[3] lane 4 PExRP[3] lane 3 PES24T6 PES24T6 PExRP[4] lane 3 PExRP[4] lane 4 PExRP[5] lane 2 PExRP[5] lane 5 PExRP[6] lane 1...
Page 66: Link Down
IDT Link Operation Link Down Notes When a link goes down, all TLPs received by that port and queued in the switch are discarded and all TLPs received by other ports and destined to the port whose link is down are treated as Unsupported Requests (UR).
Page 67: Active State Power Management
IDT Link Operation Notes Fundamental Reset Hot Reset Etc. Link Down L2/L3 Ready Figure 4.6 PES24T6 ASPM Link Sate Transitions Active State Power Management The operation of Active State Power Management (ASPM) is independent of power management. Once enabled by the ASPM field in the PCI Express Link Control (PCIELCTL) register, ASPM link state transi- tions are initiated by hardware without software involvement.
Page 68: Link Status
IDT Link Operation Link Status Notes Associated with each port is a Port Link Up (PxLINKUP) status output and a Port Activity (PxACTIVE) status output. These outputs are provided on I/O Expander 4. See section I/O Expanders on page 6-6 for the operation of the I/O expander and the mapping of these status outputs to I/O expander pins.
Page 69: General Purpose I/O
Chapter 5 General Purpose I/O ® Introduction Notes The PES24T6 has 11 General Purpose I/O (GPIO) pins that may be individually configured as: general purpose inputs, general purpose outputs, or alternate functions. GPIO pins are controlled by the General Purpose I/O Function (GPIOFUNC), General Purpose I/O Configuration (GPIOCFG), and General Purpose I/O Data (GPIOD) registers in the upstream port’s PCI configuration space.
Page 70: Gpio Pin Configured As An Input
IDT General Purpose I/O Notes GPIOFUNC GPIOCFG Pin Function GPIO input GPIO output don’t care Alternate function Table 5.2 GPIO Pin Configuration GPIO Pin Configured as an Input When configured as an input in the GPIOCFG register and as a GPIO function in the GPIOFUNC register, the GPIO pin is sampled and registered in the GPIOD register.
Page 71 IDT General Purpose I/O Notes PES24T6 User Manual 5 - 3 April 10, 2008...
Page 72 IDT General Purpose I/O PES24T6 User Manual 5 - 4 April 10, 2008...
Page 73: Smbus Interfaces
Chapter 6 SMBus Interfaces ® Introduction Notes The PES24T6 contains two SMBus interfaces. The slave SMBus interface provides full access to all software visible registers in the PES24T6, allowing every register in the device to be read or written by an external SMBus master.
Page 74: Master Smbus Interface
IDT SMBus Interfaces Notes In the split configuration, the master and slave SMBuses operate as two independent buses. Thus, multi-master arbitration is not required. Master SMBus Interface The master SMBus interface is used during a fundamental reset to load configuration values from an optional serial EEPROM.
Page 75: Table 6.2 Pes24T6 Compatible Serial Eeproms
IDT SMBus Interfaces Notes Serial EEPROM Size 24C32 4 KB 24C64 8 KB 24C128 16 KB 24C256 32 KB 24C512 64 KB Table 6.2 PES24T6 Compatible Serial EEPROMs During serial EEPROM initialization, the master SMBus interface begins reading bytes starting at serial EEPROM address zero.
Page 76 IDT SMBus Interfaces Notes Byte 0 CSR_SYSADDR[7:0] TYPE Byte 1 CSR_SYSADDR[13:8] Byte 2 NUMDW[7:0] Byte 3 NUMDW[15:8] Byte 4 DATA0[7:0] Byte 5 DATA0[15:8] Byte 6 DATA0[23:16] Byte 7 DATA0[31:24] Byte 4n+4 DATAn[7:0] Byte 4n+ 5 DATAn[15:8] Byte 4n+6 DATAn[23:16] Byte 4n+7 DATAn[31:24] Figure 6.3 Sequential Double Word Initialization Sequence Format The final type of configuration block is the configuration done sequence which is used to signify the end...
Page 77: Table 6.3 Serial Eeprom Initialization Errors
IDT SMBus Interfaces Notes An 8-bit counter is cleared and the 8-bit sum is computed over the bytes read from the serial EEPROM, including the entire contents of the configuration done sequence . The correct result should always be 0xFF (i.e., all ones). Checksum checking may be disabled by setting the Ignore Checksum Errors (ICHECKSUM) bit in the SMBus Control (SMBUSCTL) register.
Page 78: I/O Expanders
IDT SMBus Interfaces Notes Initiating a serial EEPROM read or write operation when the BUSY bit is set produces undefined results. SMBus errors may occur when accessing the serial EEPROM. If an error occurs, it is reported in the SMBus Status (SMBUSSTS) register. Software should check for errors before and after each serial EEPROM access.
Page 79 IDT SMBus Interfaces Notes The following I/O expander configuration sequence is issued by the PES24T6 to I/O expander zero, one and three (i.e., the ones that contain hot-plug signals). – Write the default value of the outputs bits on the lower eight I/O expander pins (i.e.,I/O-0.0 through I/O-0.7) to I/O expander register 2.
Page 80 IDT SMBus Interfaces Notes An example of an event that may lead to a state conflict is a hot reset. When a hot reset occurs, one or more hot-plug register control fields may be re-initialized to its default value. When this occurs, the internal PES24T6 state of the hot-plug signals is in conflict with the state of I/O expander hot-plug output signals.
Page 81: Table 6.5 I/O Expander 0 Signals
IDT SMBus Interfaces Notes System Design Recommendations 1. I/O expander addresses and default output values may be configured during serial EEPROM initial- ization. If I/O expander addresses are configured via the serial EEPROM, then the PES24T6 will initialize the I/O expanders when normal device operation begins following the completion of the fundamental reset sequence.
Page 82: Table 6.6 I/O Expander 1 Signals
IDT SMBus Interfaces Notes I/O Expander 1 SMBus I/O Expander Type Signal Description 0 (I/O-0.0) P3APN Port 3 attention push button input 1 (I/O-0.1) P3PDN Port 3 presence detect input 2 (I/O-0.2) P3PFN Port 3 power fault input 3 (I/O-0.3) P3MRLN Port 3 manually-operated retention latch (MRL) input...
Page 83: Table 6.8 I/O Expander 3 Signals
IDT SMBus Interfaces Notes SMBus I/O Expander Type Signal Description 9 (I/O-1.1) P1PWRGDN Port 1 power good input 10 (I/O-1.2) P2PWRGDN Port 2 power good input 11 (I/O-1.3) P3PWRGDN Port 3 power good input 12 (I/O-1.4) P4PWRGDN Port 4 power good input 13 (I/O-1.5) P5PWRGDN Port 5 power good input...
Page 84: Slave Smbus Interface
IDT SMBus Interfaces Notes I/O Expander 4 SMBus I/O Expander Type Signal Description 0 (I/O-0.0) P0LINKUP Port 0 link up status output 1 (I/O-0.1) P1LINKUP Port 1 link up status output 2 (I/O-0.2) P2LINKUP Port 2 link up status output 3 (I/O-0.3) P3LINKUP Port 3 link up status output...
Page 85: Smbus Transactions
IDT SMBus Interfaces Notes Address Bit Address Bit Value SSMBADDR[5] Table 6.10 Slave SMBus Address When a Static Address is Selected SMBus Transactions The slave SMBus interface responds to the following SMBus transactions initiated by an SMBus master. See the SMBus 2.0 specification for a detailed description of these transactions. –...
Page 86: Table 6.12 Csr Register Read Or Write Operation Byte Sequence
IDT SMBus Interfaces Notes Name Description FUNCTION This field encodes the type of SMBus operation. 0 - CSR register read or write operation 1 - Serial EEPROM read or write operation 2 through 7 - Reserved SIZE This field encodes the data size of the SMBus transaction. 0 - Byte 1 - Word 2 - Block...
Page 87: Table 6.13 Csr Register Read Or Write Cmd Field Description
IDT SMBus Interfaces Notes Byte Field Name Description Position DATALM Data Lower Middle. Bits [15:8] of data doubleword. DATAUM Data Upper Middle. Bits [23:16] of data doubleword. DATAUU Data Upper. Bits [31:24] of data doubleword. Table 6.12 CSR Register Read or Write Operation Byte Sequence The format of the CMD field is shown in Figure 6.6 and described in Table 6.13.
Page 88: Table 6.14 Serial Eeprom Read Or Write Operation Byte Sequence
IDT SMBus Interfaces Notes Byte Field Name Description Position CCODE Command Code. Slave Command Code field described in Table 6.11. BYTCNT Byte Count. The byte count field is only transmitted for block type SMBus transactions. SMBus word and byte accesses to not contain this field. The byte count field indi- cates the number of bytes following the byte count field when performing a write or setting up for a read.
Page 89 IDT SMBus Interfaces Notes Bit Field Name Type Description NAERR No Acknowledge Error. This bit is set if an unexpected NACK is observed during a master SMBus transaction when accessing the serial EEPROM. This bit has the same function as the NAERR bit in the SMBUSSTS reg- ister.
Page 90 IDT SMBus Interfaces Notes PES24T6 Slave CCODE BYTCNT=4 CMD=read EEADDR ADDRL SMBus Address START,END ADDRU PES24T6 Slave CCODE (PES24T6 not ready with data) SMBus Address START,END PES24T6 Slave CCODE PES24T6 Slave BYTCNT=5 CMD (status) EEADDR SMBus Address START,END SMBus Address ADDRL ADDRU DATA...
Page 91 IDT SMBus Interfaces Notes PES24T6 Slave CCODE CMD=read ADDRL SMBus Address START, Word PES24T6 Slave CCODE ADDRU SMBus Address END, Byte CCODE PES24T6 Slave (PES24T6 not ready with data) START,Word SMBus Address PES24T6 Slave CCODE SMBus Address START,Word PES24T6 Slave CMD (status) ADDRL SMBus Address...
Page 92 IDT SMBus Interfaces Notes PES24T6 User Manual 6 - 20 April 10, 2008...
Page 93: Power Management
Chapter 7 Power Management ® Introduction Notes Located in configuration space of each PCI-PCI bridge in the PES24T6 is a power management capa- bility structure. The power management capability structure associated with a PCI-PCI bridge of a down- stream port only affects that port. Entering the D3 state allows the link associated with the bridge to enter the L1 state.
Page 94: Pme Messages
IDT Power Management Notes From State To State Description D0 Uninitialized Power-on fundamental reset. D0 Uninitialized D0 Active PCI-PCI bridge configured by software D0 Active The Power Management State (PMSTATE) field in the PCI Power Management Control and Status (PMCSR) register is written with the value that corresponds to the state.
Page 95: Power Budgeting Capability
IDT Power Management Notes The PME_Turn_Off / PME_TO_Ack protocol may be initiated by the root when the switch is in any power management state. When the PES24T6 receives a PME_Turn_Off message, it broadcasts the PME_Turn_Off message on all active downstream ports. The PES24T6 transmits a PME_TO_Ack message on its upstream port and transitions its link state to L2/L3 Ready after it has received a PME_TO_Ack message on each of its active downstream ports.
Page 96 IDT Power Management Notes PES24T6 User Manual 7 - 4 April 10, 2008...
Page 97: Notes
Chapter 8 Hot-Plug and Hot-Swap ® Introduction Notes As illustrated in Figures 8.1 through 8.3, a PCIe switch may be used in one of three hot-plug configura- tions. Figure 8.1 illustrates the use of the PES24T6 in an application in which two downstream ports are connected to slots into which add-in cards may be hot-plugged.
Page 98 IDT Hot-Plug and Hot-Swap Notes Upstream Link Add-In Card Port 0 PES24T6 Port 1 Port 2 PCI Express PCI Express Device Device Figure 8.2 Hot-Plug with Switch on Add-In Card Application Upstream Link Carrier Card Port 0 PES24T6 Master SMBus Port 1 Port 2 SMBus I/O...
Page 99: Table 8.1 Downstream Port Hot-Plug Signals
IDT Hot-Plug and Hot-Swap Notes The remainder of this section discusses the use of the PES24T6 in an application involving an add-in card hot-plugged into a downstream slot. Associated with each downstream port in the PES24T6 is a hot- plug controller. The hot-plug controller may be enabled by setting the HPC bit in the PCI Express Slot Capa- bilities (PCIESCAP) register associated with that port during configuration (e.g., via serial EEPROM).
Page 100: Hot-Plug I/O Expander
IDT Hot-Plug and Hot-Swap Notes The default value of hot-plug registers following a hot or fundamental reset may be configured via serial EEPROM initialization. Since hot-plug I/O expander initialization occurs after serial EEPROM initialization, the Command Completed (CC) bit is not set in the PCI Express Slot Status (PCIESSTS) register as a result of serial EEPROM initialization.
Page 101 IDT Hot-Plug and Hot-Swap Notes The hot-plug event signalling mechanism is the only thing that is affected when a port is configured to use general purpose events instead of the PCIe defined hot-plug signalling mechanisms (i.e., INTx, MSI and PME). Thus, the PCIe defined capability, status and mask bits defined in the PCIe slot capabilities, status and control registers operate as normal and all other hot-plug functionality associated with the port remains unchanged.
Page 102: Hot-Swap
IDT Hot-Plug and Hot-Swap Hot-Swap Notes The PES24T6 is hot-swap capable and meets the following requirements: – All of the I/Os are tri-stated on reset (i.e., SerDes, GPIO, SMBuses, etc.) – All I/O cells function predictably from early power. This means that the device is able to tolerate a non-monotonic ramp-up as well as a rapid ramp-up of the DC power.
Page 103: Configuration Registers
Chapter 9 Configuration Registers ® Introduction Notes Each software-visible register in the PES24T6 is contained in the PCI configuration space of one of the ports. Thus, there are no registers in the PES24T6 that cannot be accessed by the root. Each software- visible register in the PES24T6 has a system address.
Page 104 IDT Configuration Registers Notes 0x000 Configuration Space (64 DWords) 0x100 Advanced Error Reporting 0x000 Enhanced Capability 0x180 Device Serial Number Type 1 Enhanced Capability Configuration Header 0x200 PCIe Virtual Channel Enhanced Capability 0x280 0x040 PCI Express Capability Structure Power Budgeting Enhanced Capability Switch Control 0x400...
Page 105: Upstream Port (Port 0)
IDT Configuration Registers Upstream Port (Port 0) Notes Note: In pdf format, clicking on a register name in the Register Definition column creates a jump to the appropriate register. To return to the starting place in this table, click on the same register name (in blue) in the register section.
Page 106 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x038 DWord P0_EROMBASE EROMBASE - Expansion ROM Base Address Register (0x038) on page 9-19 0x03C Byte P0_INTRLINE INTRLINE - Interrupt Line Register (0x03C) on page 9-19 0x03D Byte P0_INTRPIN INTRPIN - Interrupt PIN Register (0x03D) on page 9-20 0x03E Word...
Page 107 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x114 Dword P0_AERCEM AERCEM - AER Correctable Error Mask (0x114) on page 9-41 0x118 Dword P0_AERCTL AERCTL - AER Control (0x118) on page 9-42 0x11C Dword P0_AERHL1DW AERHL1DW - AER Header Log 1st Doubleword (0x11C) on page 9-42 0x120 Dword...
Page 108 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x304 Dword P0_PWRBDV1 PWRBDV[0..7] - Power Budgeting Data Value [0..7] (0x300) on page 9-50 0x308 Dword P0_PWRBDV2 PWRBDV[0..7] - Power Budgeting Data Value [0..7] (0x300) on page 9-50 0x30C Dword P0_PWRBDV3 PWRBDV[0..7] - Power Budgeting Data Value [0..7] (0x300) on...
Page 109 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x4A8 DWord SWTSCNTCTL SWTSCNTCTL - Switch Time-Stamp Counter Control (0x4A8) on page 9-62 0x740 Dword P0_SWPECTL SWPECTL - Switch Parity Error Control (0x740) on page 9-62 0x744 Dword P0_SWPESTS SWPESTS - Switch Parity Error Status (0x744) on page 9-63 0x748 Dword...
Page 110: Downstream Ports (Ports 1 Through 5)
IDT Configuration Registers Downstream Ports (Ports 1 through 5) Notes Note: In pdf format, clicking on a register name in the Register Definition column creates a jump to the appropriate register. To return to the starting place in this table, click on the same register name (in blue) in the register section.
Page 111 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x038 DWord Px_EROMBASE EROMBASE - Expansion ROM Base Address Register (0x038) on page 9-19 0x03C Byte Px_INTRLINE INTRLINE - Interrupt Line Register (0x03C) on page 9-19 0x03D Byte Px_INTRPIN INTRPIN - Interrupt PIN Register (0x03D) on page 9-20 0x03E Word...
Page 112 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x0F0 Dword Px_SSIDSSVIDCAP SSIDSSVIDCAP - Subsystem ID and Subsystem Vendor ID Capability (0x0F0) on page 9-36 0x0F4 Dword Px_SSIDSSVID SSIDSSVID - Subsystem ID and Subsystem Vendor ID (0x0F4) on page 9-36 0x0F8 Word Px_ECFGADDR...
Page 113 IDT Configuration Registers Notes Cfg. Register Size Register Definition Offset Mnemonic 0x288 Dword Px_PWRBD PWRBD - Power Budgeting Data (0x288) on page 9-49 0x28C Dword Px_PWRBPBC PWRBPBC - Power Budgeting Power Budget Capability (0x28C) on page 9-50 0x300 Dword Px_PWRBDV0 PWRBDV[0..7] - Power Budgeting Data Value [0..7] (0x300) on page 9-50 0x304...
Page 114: Register Definitions
IDT Configuration Registers Register Definitions Notes Type 1 Configuration Header Registers VID - Vendor Identification Register (0x000) Field Default Type Description Field Name Value 15:0 0x111D Vendor Identification. This field contains the 16-bit vendor ID value assigned to IDT. See section Vendor ID on page 1-5. DID - Device Identification Register (0x002) Field Default...
Page 115 IDT Configuration Registers Notes Field Default Type Description Field Name Value ADSTEP Address Data Stepping. Not applicable. SERRE SERR Enable. Non-fatal and fatal errors detected by the bridge are reported to the Root Complex when this bit is set or the bits in the PCI Express Device Control register are set (see PCIEDCTL - PCI Express Device Control (0x048) on page 9-23).
Page 116 IDT Configuration Registers Notes Field Default Type Description Field Name Value RTAS Received Target Abort. Not applicable. RMAS Received Master Abort. Not applicable. RW1C Signalled System Error. This bit is set when the bridge sends a ERR_FATAL or ERR_NONFATAL message and the SERR Enable (SERRE) bit is set in the PCICMD regis- ter.
Page 117 IDT Configuration Registers Notes HDR - Header Type Register (0x00E) Field Default Type Description Field Name Value 0x01 Header Type. This value indicates a type 1 header with a single function bridge layout. BIST - Built-in Self Test Register (0x00F) Field Default Type...
Page 118 IDT Configuration Registers Notes SUBUSN - Subordinate Bus Number Register (0x01A) Field Default Type Description Field Name Value SUBUSN Subordinate Bus Number. The Subordinate Bus Number register is used to record the bus number of the highest numbered PCI bus segment which is behind (or subordinate to) the bridge.
Page 119 IDT Configuration Registers Notes Field Default Type Description Field Name Value MDPED RW1C Master Data Parity Error. This bit is controlled by the Parity Error Response Enable bit in the Bridge Control register. If the Parity Response Enable bit is cleared, then this bit is never set.
Page 120 IDT Configuration Registers Notes PMBASE - Prefetchable Memory Base Register (0x024) Field Default Type Description Field Name Value PMCAP Prefetchable Memory Capability. Indicates if the bridge supports 32-bit or 64-bit prefetchable memory addressing. 0x0 -(prefmem32) 32-bit prefetchable memory addressing. 0x1 - (prefmem64) 64-bit prefetchable memory addressing. Reserved Reserved field.
Page 121 IDT Configuration Registers Notes IOBASEU - I/O Base Upper Register (0x030) Field Default Type Description Field Name Value 15:0 IOBASEU 0xFFFF I/O Address Base Upper. This field specifies the upper 16- bits of IOBASE. When the IOCAP field in the IOBASE register is cleared, this field becomes read-only with a value of zero.
Page 122 IDT Configuration Registers Notes INTRPIN - Interrupt PIN Register (0x03D) Field Default Type Description Field Name Value INTRPIN Interrupt Pin. Interrupt pin or legacy interrupt messages are not used by the bridge by default. However, they can be used for hot-plug by the downstream ports. This field should only be configured with values of 0x0 through 0x4.
Page 123: Pci Express Capability Structure
IDT Configuration Registers Notes Field Default Type Description Field Name Value VGA16EN VGA 16-bit Enable. This bit only has an effect when the VGAEN bit is set in this register. This read/write bit enables system configuration software to select between 10-bit and 16-bit I/O space decoding for VGA transactions.
Page 124 IDT Configuration Registers Notes PCIEDCAP - PCI Express Device Capabilities (0x044) Field Default Type Description Field Name Value MPAYLOAD Maximum Payload Size Supported. This field indicates the maximum payload size that the device can support for TLPs. The default value corresponds to 2048 bytes. Phantom Functions Supported.
Page 125 IDT Configuration Registers Notes Field Default Type Description Field Name Value 27:26 CSPLS Captured Slot Power Limit Scale. This field specifies the scale used for the Slot Power Limit Value. The value of this field is set by a Set_Slot_Power_Limit Message and is only applicable for the upstream port.
Page 126 IDT Configuration Registers Notes Field Default Type Description Field Name Value 14:12 MRRS Maximum Read Request Size. The bridge does not gener- ate transactions larger than 128 bytes and passes transac- tions through the bridge with the size unmodified. Therefore, this field has no functional effect on the behavior of the bridge.
Page 127 IDT Configuration Registers Notes Field Default Type Description Field Name Value MAXLNK- HWINIT Maximum Link Width. This field indicates the maximum WDTH link width of the given PCI Express link. This field may be overridden to allow the link width to be forced to a smaller value.
Page 128 IDT Configuration Registers Notes Field Default Type Description Field Name Value 31:24 PORTNUM Port 0: 0x0 Port Number. This field indicates the PCI express port num- Port 1: 0x1 ber for the corresponding link. Port 2: 0x2 Port 3: 0x3 Port 4: 0x4 Port 5: 0x5 Resvd: 0x6...
Page 129 IDT Configuration Registers Notes Field Default Type Description Field Name Value HWAWDTH- Hardware Autonomous Width Disable. When set, this bit disables hardware from changing the link width for reasons other than attempting to correct for unreliable link operation by reducing the link width. This field is read-only zero in PCIe 1.1 mode.
Page 130 IDT Configuration Registers Notes Field Default Type Description Field Name Value LBWSTS RW1C Link Bandwidth Management Status. This bit is set to indicate that either of the following have occurred without the link transitioning through the DL_Down state. A link retraining initiated by setting the LRET bit in the PCIELCTL register has completed.
Page 131 IDT Configuration Registers Notes Field Default Type Description Field Name Value Hot-Plug Capable. This bit is set if the slot corresponding to the port is capable of supporting hot-plug operations. This bit is read-only and has a value of zero when the SLOT bit in the PCIECAP register is cleared.
Page 132 IDT Configuration Registers Notes Field Default Type Description Field Name Value MRLSCE MRL Sensor Change Enable. This bit when set enables the generation of a Hot-Plug interrupt or wake-up event on a MRL sensor change event. This bit is read-only and has a value of zero when the corre- sponding capability is not enabled in the PCIESCAP regis- ter.
Page 133 IDT Configuration Registers Notes Field Default Type Description Field Name Value Electromechanical Interlock Control. This field always returns a value of zero when read. If an electromechanical interlock is implemented, a write of a one to this field causes the state of the interlock to toggle and a write of a zero has no effect.
Page 134 IDT Configuration Registers Notes PCIEDCAP2 - PCI Express Device Capabilities 2 (0x064) Field Default Type Description Field Name Value 31:0 Reserved Reserved field. PCIEDCTL2 - PCI Express Device Control 2 (0x068) Field Default Type Description Field Name Value 15:0 Reserved Reserved field.
Page 135: Power Management Capability Structure
IDT Configuration Registers Notes Field Default Type Description Field Name Value 15:6 Reserved Reserved field. PCIELSTS2 - PCI Express Link Status 2 (0x072) Field Default Type Description Field Name Value 15:0 Reserved Reserved field. PCIESCAP2 - PCI Express Slot Capabilities 2 (0x074) Field Default Type...
Page 136 IDT Configuration Registers Notes Field Default Type Description Field Name Value DEVSP Device Specific Initialization. The value of zero indicates that no device specific initialization is required. 24:22 AUXI AUX Current. not used D1 Support. This field indicates that the PES24T6 does not support D1.
Page 137: Message Signaled Interrupt Capability Structure
IDT Configuration Registers Notes Field Default Type Description Field Name Value 21:16 Reserved Reserved field. B2B3 B2/B3 Support. Does not apply to PCI Express. BPCCE Bus Power/Clock Control Enable. Does not apply to PCI Express. 31:24 DATA Data. This optional field is not implemented. Message Signaled Interrupt Capability Structure MSICAP - Message Signaled Interrupt Capability and Control (0x0D0) Field...
Page 138: Subsystem Id And Subsystem Vendor Id
IDT Configuration Registers Notes MSIUADDR - Message Signaled Interrupt Upper Address (0x0D8) Field Default Type Description Field Name Value 31:0 UADDR Upper Message Address. This field specifies the upper portion of the DWORD address of the MSI memory write transaction. If the contents of this field are non-zero, then 64-bit address is used in the MSI memory write transaction.
Page 139: Extended Configuration Space Access Registers
IDT Configuration Registers Notes Extended Configuration Space Access Registers ECFGADDR - Extended Configuration Space Access Address (0x0F8) Field Default Type Description Field Name Value Reserved Reserved field. Register Number. This field selects the configuration regis- ter number as defined by Section 7.2.2 of the PCI Express Base Specification, Rev.
Page 140 IDT Configuration Registers Notes AERUES - AER Uncorrectable Error Status (0x104) Field Default Type Description Field Name Value UDEF RW1C Undefined. This bit is no longer used in this version of the Sticky specification. Reserved Reserved field. DLPERR RW1C Data Link Protocol Error Status. This bit is set when a Sticky data link layer protocol error is detected.
Page 141 IDT Configuration Registers Notes Field Default Type Description Field Name Value SDOENERR Surprise Down Error Status. When this bit is set, the cor- Sticky responding bit in the AERUES register is masked. When a bit is masked in the AERUES register, the corresponding event is not logged in the advanced capability structure and an error is not reported to the root complex.
Page 142 IDT Configuration Registers Notes AERUESV - AER Uncorrectable Error Severity (0x10C) Field Default Type Description Field Name Value UDEF Undefined. This bit is no longer used in this version of the Sticky specification. Reserved Reserved field. DLPERR Data Link Protocol Error Severity. If the corresponding Sticky event is not masked in the AERUEM register, then when the event occurs, this bit controls the severity of the reported...
Page 143 IDT Configuration Registers Notes Field Default Type Description Field Name Value ECRC ECRC Severity. If the corresponding event is not masked in Sticky the AERUEM register, then when the event occurs, this bit controls the severity of the reported error. If this bit is set, the event is reported as a fatal error.
Page 144 IDT Configuration Registers Notes Field Default Type Description Field Name Value BADDLLP Bad DLLP Mask. When this bit is set, the corresponding bit Sticky in the AERCES register is masked. When a bit is masked in the AERCES register, the corresponding event is not reported to the root complex.
Page 145: Device Serial Number Enhanced Capability
IDT Configuration Registers Notes AERHL3DW - AER Header Log 3rd Doubleword (0x124) Field Default Type Description Field Name Value 31:0 Header Log. This field contains the 3rd doubleword of the Sticky TLP header that resulted in the first reported uncorrectable error.
Page 146: Pci Express Virtual Channel Capability
IDT Configuration Registers PCI Express Virtual Channel Capability Notes PCIEVCECAP - PCI Express VC Enhanced Capability Header (0x200) Field Default Type Description Field Name Value 15:0 CAPID Capability ID. The value of 0x2. indicates a virtual channel capability structure. 19:16 CAPVER Capability Version.
Page 147 IDT Configuration Registers Notes Field Default Type Description Field Name Value 31:24 VCATBLOFF VC Arbitration Table Offset. This field contains the offset of the VC arbitration table from the base address of the Vir- tual Channel Capability structure in double quad words (16 bytes).
Page 148 IDT Configuration Registers Notes Field Default Type Description Field Name Value Advanced Packet Switching. Not supported. RJST Reject Snoop Transactions. No supported for switch ports. 22:16 MAXTS Maximum Time Slots. Since this VC does not support time- based WRR, this field is not valid. Reserved Reserved field.
Page 149 IDT Configuration Registers Notes VCR0STS - VC Resource 0 Status (0x218) Field Default Type Description Field Name Value 15:0 Reserved Reserved field. PATS Port Arbitration Table Status. This bit indicates the coher- ency status of the port arbitration table associated with the VC resource and is valid only when the port arbitration table is used by the selected arbitration algorithm.
Page 150 IDT Configuration Registers Notes Field Default Type Description Field Name Value PHASE9 Phase 9. This field contains the port ID for the correspond- ing port arbitration period. 11:8 PHASE10 Phase 10. This field contains the port ID for the correspond- ing port arbitration period.
Page 151: Power Budgeting Enhanced Capability
IDT Configuration Registers Notes Field Default Type Description Field Name Value 19:16 PHASE28 Phase 28. This field contains the port ID for the correspond- ing port arbitration period. 23:20 PHASE29 Phase 29. This field contains the port ID for the correspond- ing port arbitration period.
Page 152: Switch Control And Status Registers
IDT Configuration Registers Notes PWRBPBC - Power Budgeting Power Budget Capability (0x28C) Field Default Type Description Field Name Value System Allocated. When this bit is set, it indicates that the power budget for the device is included within the system power budget and that reported power data for this device should be ignored.
Page 153 IDT Configuration Registers Notes Field Default Type Description Field Name Value 10:11 PEMODE HWINIT PCI Express Base Specification Mode. This field selects the PCIe base specification operating mode for the PES24T6. 0x0 - reserved 0x1 - (pebase1p1) PCIe 1.1 base specification compliant mode.
Page 154 IDT Configuration Registers Notes Field Default Type Description Field Name Value RSTHALT HWINIT Reset Halt. When this bit is set, all of the switch logic except Sticky the SMBus interface remains in a reset state. In this state, registers in the device may be initialized by the slave SMBus interface.
Page 155 IDT Configuration Registers Notes HPCFGCTL - Hot-Plug Configuration Control (0x408) Field Default Type Description Field Name Value IPXAPN Invert Polarity of PxAPN. When this bit is set, the polarity Sticky of the PxAPN input is inverted in all ports. IPXPDN Invert Polarity of PxPDN.
Page 156 IDT Configuration Registers Notes Field Default Type Description Field Name Value 31:24 RST2PWR 0x14 Reset Negation. This field contains the delay from negation Sticky of a downstream port’s reset to disabling of a downstream port’s power in units of 10 mS. A value of zero corresponds to no delay.
Page 157 IDT Configuration Registers Notes Field Default Type Description Field Name Value 31:16 Reserved Reserved field. SMBUSSTS - SMBus Status (0x424) Field Default Type Description Field Name Value Reserved Reserved field. SSMBADDR HWINIT Slave SMBus Address. This field contains the SMBus address assigned to the slave SMBus interface.
Page 158 IDT Configuration Registers Notes SMBUSCTL - SMBus Control (0x428) Field Default Type Description Field Name Value 15:0 MSMBCP HWINIT Master SMBus Clock Prescalar. This field contains a clock Sticky prescalar value used during master SMBus transactions. The prescalar clock period is equal to 32 ns multiplied by the value in this field.
Page 159 IDT Configuration Registers Notes EEPROMINTF - Serial EEPROM Interface (0x42C) Field Default Type Description Field Name Value 15:0 ADDR EEPROM Address. This field contains the byte address in the Serial EEPROM to be read or written. 23:16 DATA EEPROM Data. A write to this field will initiates a serial EEPROM read or write operation, as selected by the OP field, to the address specified in the ADDR field.
Page 160 IDT Configuration Registers Notes Field Default Type Description Field Name Value IOEXTM IO Expander Test Mode. Setting this bit puts the I/O expander interface into a test mode. In this test mode, I/O expander output signals generated by the PES24T6 core are ignored and values supplied to the I/O expander corre- spond to value written to the IOEDATA field.
Page 161 IDT Configuration Registers Notes IOEXPADDR1 - SMBus I/O Expander Address 1 (0x438) Field Default Type Description Field Name Value Reserved Reserved field. IOE4ADDR I/O Expander 4 Address. This field contains the SMBus Sticky address assigned to I/O expander 4 on the master SMBus interface.
Page 162 IDT Configuration Registers Notes GPESTS - General Purpose Event Status (0x454) Field Default Type Description Field Name Value Reserved Reserved field. P1GPES Port 1 General Purpose Event Status. When this bit is set, the corresponding port is signalling a general purpose event by asserting the GPEN signal.
Page 163 IDT Configuration Registers Notes Field Default Type Description Field Name Value 23:16 U2STC 0x01 Upstream to Self Transfer Count. This field contains the Sticky upstream to self transfer count. The U2SCTC field in the UARBCTC register is set to this value after each arbitration period.
Page 164: Internal Switch Error Control And Status Registers
IDT Configuration Registers Notes SWCTCTL - Switch Cut Through Control (0x46C) Field Default Type Description Field Name Value P01CTDIS Port 0 and 1 Cut-Through Disable. When this bit is set, cut Sticky through routing of TLPs is disabled between ports 0 and 1 (i.e., they are routed in a stored and forwarded manner).
Page 165 IDT Configuration Registers Notes SWPESTS - Switch Parity Error Status (0x744) Field Default Type Description Field Name Value EEPE RW1C End-to-End Parity Error. This bit is set when an end-to-end parity error is detected at the port. 31:1 Reserved Reserved field. SWPERCTL - Switch Parity Error Reporting Control (0x748) Field Default...
Page 166 IDT Configuration Registers Notes SWTOSTS - Switch Time-Out Status (0x754) Field Default Type Description Field Name Value PTLPTO RW1C Posted TLP Time-Out. This bit is set when a TLP is dis- carded from the port’s IFB posted queue because of a time- out.
Page 167 IDT Configuration Registers Notes Field Default Type Description Field Name Value CPTLPTO Completion TLP Time-Out Reporting. This field controls Sticky the manner in which completion TLP time-outs are reported. A time-out is reported as specified in this field whenever the corresponding bit in the Switch Time-Out Status (SWTOSTS) register transitions from a zero to a one.
Page 168 IDT Configuration Registers Notes SWTOTSCTL - Switch Time-Out Time-Stamp Control (0x760) Field Default Type Description Field Name Value 21:0 Time Stamp Increment. This field contains the amount by Sticky which the time-stamp counter is incremented each cycle. Increasing the value in this field proportionally decreases the switch core time-out value.
Page 169: Jtag Boundary Scan
Chapter 10 JTAG Boundary Scan ® Introduction Notes The JTAG Boundary Scan interface provides a way to test the interconnections between integrated circuit pins after they have been assembled onto a circuit board. There are two pin types present in the PES24T6: AC-coupled and DC-coupled (also called AC and DC pins).
Page 170: Table 10.1 Jtag Pin Descriptions
IDT JTAG Boundary Scan Notes Pin Name Type Description JTAG_TRST_N Input JTAG RESET (active low) Asynchronous reset for JTAG TAP controller (internal pull-up) JTAG_TCK Input JTAG Clock Test logic clock. JTAG_TMS and JTAG_TDI are sampled on the rising edge. JTAG_TDO is output on the falling edge. JTAG_TMS Input JTAG Mode Select.
Page 171: Boundary Scan Chain
IDT JTAG Boundary Scan Boundary Scan Chain Notes Function Pin Name Type Boundary Cell PCI Express Inter- PE0RN[3:0] face PE0RP[3:0] PE0TN[3:0] PE0TP[3:0] PE1RN[3:0] PE1RP[3:0] PE1TN[3:0] PE1TP[3:0] PE2RN[3:0] PE2RP[3:0] PE2TN[3:0] PE2TP[3:0] PE3RN[3:0] PE3RP[3:0] PE3TN[3:0] PE3TP[3:0] PE4RN[3:0] PE4RP[3:0] PE4TN[3:0] PE4TP[3:0] PE5RN[3:0] PE5RP[3:0] PE5TN[3:0] PE5TP[3:0] PEREFCLKN[2:1]...
Page 172: Test Data Register (Dr)
IDT JTAG Boundary Scan Notes Function Pin Name Type Boundary Cell System Pins CCLKDS CCLKUS MSMBSMODE PERSTN P01MERGEN P23MERGEN P45MERGEN RSTHALT SWMODE[3:0] — EJTAG / JTAG JTAG_TCK — JTAG_TDI — JTAG_TDO — JTAG_TMS — JTAG_TRST_N — Table 10.2 Boundary Scan Chain (Part 2 of 2) I = Input, O = Output O = Observe, C = Control Test Data Register (DR)
Page 173 IDT JTAG Boundary Scan Notes Input To core logic To next cell From previous cell shift_dr clock_dr Figure 10.3 Diagram of Observe-only Input Cell The simplified logic configuration of the output cells is shown in Figure 10.4. EXTEST To Next Cell Data from Core To Output Pad Data from Previous Cell...
Page 174: Instruction Register (Ir)
IDT JTAG Boundary Scan Notes The output enable cells are also output cells. The simplified logic is shown in Figure 10.5. shift_dr EXTEST Output enable from core Data from previous cell OEN to pad clock_dr update_dr I/O pin shift_dr Data from core EXTEST To next cell Figure 10.5 Diagram of Bidirectional Cell...
Page 175: Extest
IDT JTAG Boundary Scan Notes Instruction Definition Opcode EXTEST Mandatory instruction allowing the testing of board level interconnec- 000000 tions. Data is typically loaded onto the latched parallel outputs of the boundary scan shift register using the SAMPLE/PRELOAD instruction prior to use of the EXTEST instruction. EXTEST will then hold these values on the outputs while being executed.
Page 176: Clamp
IDT JTAG Boundary Scan Notes Therefore, instead of having to shift many times to get a value through the PES24T6, the user only needs to shift one time to get the value from JTAG_TDI to JTAG_TDO. When the TAP controller passes through the CAPTURE-DR state, the value in the BYPASS register is updated to be 0.
Page 177: Usage Considerations
IDT JTAG Boundary Scan Usage Considerations Notes As previously stated, there are internal pull-ups on JTAG_TRST_N, JTAG_TMS, and JTAG_TDI. However, JTAG_TCK also needs to be driven to a known value. It is best to either drive a zero on the JTAG_TCK pin when it is not being used or to use an external pull-down resistor.
Page 178 IDT JTAG Boundary Scan Notes PES24T6 User Manual 10 - 10 April 10, 2008...
Page 179 Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

Renesas IDT 89HPES24T6 User Manual

Quick Links

Need help?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Renesas IDT 89HPES24T6

Summary of Contents for Renesas IDT 89HPES24T6

Table of Contents