Table of Contents
Advertisement
Peripheral circuit
I/O ports (PPORT)
Universal port multiplexer
(UPMUX)
UART (UART3) Ch.0
16-bit timer (T16) Ch.1
Synchronous serial interface
(SPIA) Ch.0
S1C31D50/D51 TECHNICAL MANUAL
(Rev. 2.00)
Address
0x0020 028c PPORTP8MODSEL
0x0020 028e PPORTP8FNCSEL
0x0020 0290 PPORTP9DAT
0x0020 0292 PPORTP9IOEN
0x0020 0294 PPORTP9RCTL
0x0020 0296 PPORTP9INTF
0x0020 0298 PPORTP9INTCTL
0x0020 029a PPORTP9CHATEN
0x0020 029c PPORTP9MODSEL
0x0020 029e PPORTP9FNCSEL
0x0020 02a0 PPORTPADAT
0x0020 02a2 PPORTPAIOEN
0x0020 02a4 PPORTPARCTL
0x0020 02a6 PPORTPAINTF
0x0020 02a8 PPORTPAINTCTL
0x0020 02aa PPORTPACHATEN
0x0020 02ac PPORTPAMODSEL Pa Port Mode Select Register
0x0020 02ae PPORTPAFNCSEL
0x0020 02d0 PPORTPDDAT
0x0020 02d2 PPORTPDIOEN
0x0020 02d4 PPORTPDRCTL
0x0020 02dc PPORTPDMODSEL Pd Port Mode Select Register
0x0020 02de PPORTPDFNCSEL
0x0020 02e0 PPORTCLK
0x0020 02e2 PPORTINTFGRP
0x0020 0300 UPMUXP0MUX0
0x0020 0302 UPMUXP0MUX1
0x0020 0304 UPMUXP0MUX2
0x0020 0306 UPMUXP0MUX3
0x0020 0308 UPMUXP1MUX0
0x0020 030a UPMUXP1MUX1
0x0020 030c UPMUXP1MUX2
0x0020 030e UPMUXP1MUX3
0x0020 0310 UPMUXP2MUX0
0x0020 0312 UPMUXP2MUX1
0x0020 0314 UPMUXP2MUX2
0x0020 0316 UPMUXP2MUX3
0x0020 0318 UPMUXP3MUX0
0x0020 031a UPMUXP3MUX1
0x0020 031c UPMUXP3MUX2
0x0020 031e UPMUXP3MUX3
0x0020 0380 UART3_0CLK
0x0020 0382 UART3_0MOD
0x0020 0384 UART3_0BR
0x0020 0386 UART3_0CTL
0x0020 0388 UART3_0TXD
0x0020 038a UART3_0RXD
0x0020 038c UART3_0INTF
0x0020 038e UART3_0INTE
0x0020 0390 UART3_0
TBEDMAEN
0x0020 0392 UART3_0
RB1FDMAEN
0x0020 0394 UART3_0CAWF
0x0020 03a0 T16_1CLK
0x0020 03a2 T16_1MOD
0x0020 03a4 T16_1CTL
0x0020 03a6 T16_1TR
0x0020 03a8 T16_1TC
0x0020 03aa T16_1INTF
0x0020 03ac T16_1INTE
0x0020 03b0 SPIA_0MOD
0x0020 03b2 SPIA_0CTL
0x0020 03b4 SPIA_0TXD
0x0020 03b6 SPIA_0RXD
Seiko Epson Corporation
Register name
P8 Port Mode Select Register
P8 Port Function Select Register
P9 Port Data Register
P9 Port Enable Register
P9 Port Pull-up/down Control Register
P9 Port Interrupt Flag Register
P9 Port Interrupt Control Register
P9 Port Chattering Filter Enable Register
P9 Port Mode Select Register
P9 Port Function Select Register
Pa Port Data Register
Pa Port Enable Register
Pa Port Pull-up/down Control Register
Pa Port Interrupt Flag Register
Pa Port Interrupt Control Register
Pa Port Chattering Filter Enable Register
Pa Port Function Select Register
Pd Port Data Register
Pd Port Enable Register
Pd Port Pull-up/down Control Register
Pd Port Function Select Register
P Port Clock Control Register
P Port Interrupt Flag Group Register
P00–01 Universal Port Multiplexer Setting Register
P02–03 Universal Port Multiplexer Setting Register
P04–05 Universal Port Multiplexer Setting Register
P06–07 Universal Port Multiplexer Setting Register
P10–11 Universal Port Multiplexer Setting Register
P12–13 Universal Port Multiplexer Setting Register
P14–15 Universal Port Multiplexer Setting Register
P16–17 Universal Port Multiplexer Setting Register
P20–21 Universal Port Multiplexer Setting Register
P22–23 Universal Port Multiplexer Setting Register
P24–25 Universal Port Multiplexer Setting Register
P26–27 Universal Port Multiplexer Setting Register
P30–31 Universal Port Multiplexer Setting Register
P32–33 Universal Port Multiplexer Setting Register
P34–35 Universal Port Multiplexer Setting Register
P36–37 Universal Port Multiplexer Setting Register
UART3 Ch.0 Clock Control Register
UART3 Ch.0 Mode Register
UART3 Ch.0 Baud-Rate Register
UART3 Ch.0 Control Register
UART3 Ch.0 Transmit Data Register
UART3 Ch.0 Receive Data Register
UART3 Ch.0 Status and Interrupt Flag Register
UART3 Ch.0 Interrupt Enable Register
UART3 Ch.0 Transmit Buffer Empty DMA Request Enable Register
UART3 Ch.0 Receive Buffer One Byte Full DMA Request Enable
Register
UART3 Ch.0 Carrier Waveform Register
T16 Ch.1 Clock Control Register
T16 Ch.1 Mode Register
T16 Ch.1 Control Register
T16 Ch.1 Reload Data Register
T16 Ch.1 Counter Data Register
T16 Ch.1 Interrupt Flag Register
T16 Ch.1 Interrupt Enable Register
SPIA Ch.0 Mode Register
SPIA Ch.0 Control Register
SPIA Ch.0 Transmit Data Register
SPIA Ch.0 Receive Data Register
4 MEMORY AND BUS
4-5
Advertisement
Table of Contents
