N State Monitor Register; Error Status Register; Operating Status Register; Version Number Register - Epson S1C31D50 Technical Manual

Cmos 32-bit single chip
Hide thumbs Also See for S1C31D50:
Table of Contents

Advertisement

21 HW Processor (HWP) and Sound Output
Ch.n State Monitor Register
Register name
Bit
STATE_n
15–0 STATE[15:0]
(Sound Play)
Bits 15–0 STATE[15:0]
These bits indicate the current state of the sound play function.

Error Status Register

Register name
Bit
ERROR
15–0 ERROR[15:0]
Bits 15–0 ERROR[15:0]
These bits indicate the error that has occurred while the HWP is running. For the errors that may oc-
cur in the sound play function, refer to Table 21.4.1.2.

Operating Status Register

Register name
Bit
STATUS
15–9 –
(Sound Play)
8
7–1 –
0
Bits 15–9 Reserved
Bit 8
SOUNDOUT
This bit indicates whether the HWP is performing playback output or not.
1 (R):
During playback (sp_state_play, sp_state_mute)
0 (R):
Stop (sp_state_init, sp_state_idle, sp_state_pause)
Bits 7–1
Reserved
Bit 0
READY
This bit indicates the HWP operating status (whether a command is acceptable or not).
1 (R):
Ready (Command is acceptable.)
0 (R):
Busy (Command is not acceptable.)

Version Number Register

Register name
Bit
VERSION
15–8 MAJOR[7:0]
7–0 MINOR[7:0]
Bits 15–8 MAJOR[7:0]
Bits 7–0
MINOR[7:0]
These bits indicate the HWP version number.
Version number = MAJOR[7:0] . MINOR[7:0]
21-22
Bit name
Initial
0x0000
Table 21.6.8 State Monitor
STATE_n.STATE[15:0] bits
0x0004
0x0003
0x0002
0x0001
0x0000
Bit name
Initial
0x0000
Bit name
Initial
0x00
SOUNDOUT
0x00
READY
Bit name
Initial
Seiko Epson Corporation
Reset
R/W
H0
R
State
sp_state_mute
sp_state_pause
sp_state_play
sp_state_idle
sp_state_init
Reset
R/W
H0
R
Reset
R/W
R
0
H0
R
R
0
H0
R
Reset
R/W
H0
R
*
H0
R
*
Remarks
Remarks
Remarks
Remarks
S1C31D50/D51 TECHNICAL MANUAL
(Rev. 2.00)

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c31d51

Table of Contents